[go: up one dir, main page]

Bedell et al., 2005 - Google Patents

Development of stacking faults in strained silicon layers

Bedell et al., 2005

Document ID
5748748381771668488
Author
Bedell S
Reznicek A
Yang B
Hovel H
Ott J
Fogel K
Domenicucci A
Sadana D
Publication year
Publication venue
2005 IEEE International SOI Conference Proceedings

External Links

Snippet

Stacking fault (SF) defects have been shown to form in Si layers under tensile strain based in PMJ Maree et al.(1987) and SW Bedell et al.(2004). In this work, we investigate the development of SF defects in strained silicon layers grown on low-defect SiGe graded buffer …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L2021/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60007—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process
    • H01L2021/60022—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process using bump connectors, e.g. for flip chip mounting
    • H01L2021/60097—Applying energy, e.g. for the soldering or alloying process
    • H01L2021/60172—Applying energy, e.g. for the soldering or alloying process using static pressure
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor

Similar Documents

Publication Publication Date Title
US20080296615A1 (en) Fabrication of strained heterojunction structures
TWI269441B (en) Multiple gate MOSFET structure with strained Si Fin body
US9337026B2 (en) Graphene growth on a carbon-containing semiconductor layer
US7550370B2 (en) Method of forming thin SGOI wafers with high relaxation and low stacking fault defect density
US20140099774A1 (en) Method for Producing Strained Ge Fin Structures
JP2008525998A5 (en)
TW201344758A (en) Semiconductor device and method of manufacturing same
US20070134901A1 (en) Growth of GaAs expitaxial layers on Si substrate by using a novel GeSi buffer layer
US7427779B2 (en) Microstructure for formation of a silicon and germanium on insulator substrate of Si1-XGeX type
Balakumar et al. Fabrication aspects of germanium on insulator from sputtered Ge on Si-substrates
EP1437765B1 (en) Production method for semiconductor substrate and production method for field effect transistor
KR100738766B1 (en) Method for producing semiconductor substrate and method for fabricating field effect transistor
Kim et al. In situ implementation of silicon epitaxial layer on amorphous SiO2 using reduced-pressure chemical vapor deposition
US7749817B2 (en) Single-crystal layer on a dielectric layer
Toko et al. Defect-free single-crystal Ge island arrays on insulator by rapid-melting-growth combined with seed-positioning technique
Bedell et al. Development of stacking faults in strained silicon layers
Sugii et al. SiGe-on-insulator substrate fabricated by melt solidification for a strained-silicon complementary metal–oxide–semiconductor
Ji et al. Separation of wafer bonding interface from heterogenous mismatched interface achieved high quality bonded Ge-Si heterojunction
Sembian et al. Influence of cooling rate on the dislocations and related luminescence in LPE SiGe layers grown on Si (100) substrates
Mooney et al. Strained Si-on-Insulator Fabricated from Elastically-Relaxed Si/SiGe Structures
Balakumar et al. Fabrication of thick germanium-on-insulator (GeOI) substrates
Gao et al. High germanium content strained SGOI by oxidation of amorphous SiGe film on SOI substrates
Ma et al. Fabrication of high Ge content SiGe-on-insulator with low dislocation density by modified Ge condensation
JP4345249B2 (en) Semiconductor substrate, field effect transistor, and manufacturing method thereof
Lee et al. Size dependence of hall mobility and dislocation density in Ge heteroepitaxial layers grown by MBE on a SiO2 patterned Si template