Balakumar et al., 2006 - Google Patents
Fabrication aspects of germanium on insulator from sputtered Ge on Si-substratesBalakumar et al., 2006
- Document ID
- 4567830797816570517
- Author
- Balakumar S
- Roy M
- Ramamurthy B
- Tung C
- Fei G
- Tripathy S
- Dongzhi C
- Kumar R
- Balasubramanian N
- Kwong D
- Publication year
- Publication venue
- Electrochemical and solid-state letters
External Links
Snippet
Germanium (Ge) metal-oxide-semiconductor-field-effect transistors (MOSFETs) have higher carrier mobilities than Si. We have studied the growth of high quality single-crystal germanium on insulator (GOI) using rapid liquid-phase epitaxial growth and defect-necking …
- 239000012212 insulator 0 title abstract description 16
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL-GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | Defect reduction of GaAs epitaxy on Si (001) using selective aspect ratio trapping | |
| Balakumar et al. | Fabrication aspects of germanium on insulator from sputtered Ge on Si-substrates | |
| Park et al. | Defect reduction of selective Ge epitaxy in trenches on Si (001) substrates using aspect ratio trapping | |
| JP5285942B2 (en) | Semiconductor wafer | |
| Park et al. | Influence of temperature‐dependent substrate decomposition on graphene for separable GaN growth | |
| US7655327B2 (en) | Composition comprising rare-earth dielectric | |
| JP2003031495A (en) | Manufacturing method of semiconductor device substrate and semiconductor device | |
| US8394194B1 (en) | Single crystal reo buffer on amorphous SiOx | |
| JP2006524427A (en) | Method and layer structure for producing a strained layer on a substrate | |
| Liu et al. | Rapid melt growth of germanium crystals with self-aligned microcrucibles on Si substrates | |
| Toko et al. | Chip-size formation of high-mobility Ge strips on SiN films by cooling rate controlled rapid-melting growth | |
| Shiryaev et al. | Pseudomorphic Si1− x Sn x alloy films grown by molecular beam epitaxy on Si | |
| Wang et al. | Self-assembly of tin wires via phase transformation of heteroepitaxial germanium-tin on germanium substrate | |
| Liu et al. | Selective area growth of in-plane InAs nanowires and nanowire networks on Si substrates by molecular-beam epitaxy | |
| Ye et al. | ScAlInN/GaN heterostructures grown by molecular beam epitaxy | |
| US7122865B2 (en) | SOI wafer and process for producing it | |
| Souriau et al. | High Ge content SGOI substrates obtained by the Ge condensation technique: A template for growth of strained epitaxial Ge | |
| Radu et al. | Formation of nanovoids in high-dose hydrogen implanted GaN | |
| Kim et al. | Characterization of SiGe quantum dots on SiO2 and HfO2 grown by rapid thermal chemical deposition for nanoelectronic devices | |
| Sembian et al. | Influence of cooling rate on the dislocations and related luminescence in LPE SiGe layers grown on Si (100) substrates | |
| Alam et al. | Structural properties of compressive strained Ge channels fabricated on Si (111) and Si (100) | |
| Liu et al. | A novel thin buffer concept for epitaxial growth of relaxed SiGe layers with low threading dislocation density | |
| Zhu et al. | Fabrication of p-MOSFETs on germanium epitaxially grown on gallium arsenide substrate by chemical vapor deposition | |
| Mukherjee-Roy et al. | A two-step oxidation mediated condensation process for ultrathin high Ge content SiGe epitaxial films on insulator | |
| Balakumar et al. | Fabrication of thick germanium-on-insulator (GeOI) substrates |