Geisbusch et al., 2005 - Google Patents
EMC Simulation and Testing of Components and SubsystemsGeisbusch et al., 2005
- Document ID
- 5718628772697040302
- Author
- Geisbusch L
- Kantz J
- Publication year
- Publication venue
- 16th International Zurich Symposium and Technical Exposition on Electromagnetic Compatibility
External Links
Snippet
• Electromagnetic characterisation of components• Selection of components used in automotive applications• Investigation of available simulation models• Simulation and testing of selected components• Evaluation of models in respect of EMC• Electromagnetic …
- 238000004088 simulation 0 title abstract description 39
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
- G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP4246156B1 (en) | CHIP CONNECTION STATUS DETECTION CIRCUIT, CHIP AND COMMUNICATION END DEVICE | |
| CN102136819B (en) | Motor drive circuit | |
| Van der Wel et al. | Modeling random telegraph noise under switched bias conditions using cyclostationary RTS noise | |
| EP3430413A1 (en) | Self-referenced on-die voltage droop detector | |
| JP2008283122A (en) | Noise detection circuit | |
| Wang et al. | Hardware Trojans embedded in the dynamic operation of analog and mixed-signal circuits | |
| Koton et al. | Voltage-mode full-wave rectifier based on DXCCII | |
| US8952740B2 (en) | Pulsed latching apparatus and method for generating pulse signal of pulsed latch thereof | |
| Geisbusch et al. | EMC Simulation and Testing of Components and Subsystems | |
| CN107707248B (en) | exclusive-OR gate circuit, adjusting method and exclusive-OR gate circuit | |
| Wang et al. | The development of analog SPICE behavioral model based on IBIS model | |
| WO2009029284A1 (en) | Differential pair circuit | |
| CN209086390U (en) | Test control circuit and IC chip test circuit | |
| JP2010178094A (en) | Semiconductor integrated circuit device | |
| CN206698185U (en) | A kind of oscillating circuit and oscillator | |
| JP4532670B2 (en) | Voltage driving circuit, voltage driving apparatus, and semiconductor device testing apparatus | |
| CN216670605U (en) | Band gap reference circuit | |
| JP2015007970A (en) | Semiconductor integrated circuit | |
| CN117949808A (en) | A chip pin hanging detection circuit based on potential change and detection method thereof | |
| CN116263480A (en) | A Realization Method of Variable Resistor in Chip Testing | |
| JP3834480B2 (en) | Clamp circuit and input interface circuit | |
| Sakamoto et al. | Grounded load complementary FET circuits: Sceptre analysis | |
| CN111736008A (en) | A bipolar input signal detection circuit | |
| Shen et al. | An Operational Amplifier with High EMI-Immunity in Battery Management System for New Energy Vehicle | |
| Loeckx et al. | Very fast methodology for the simulation of CMOS combinatorial circuits including noise |