[go: up one dir, main page]

Loeckx et al., 2008 - Google Patents

Very fast methodology for the simulation of CMOS combinatorial circuits including noise

Loeckx et al., 2008

Document ID
11216150799103111901
Author
Loeckx J
Gielen G
Publication year
Publication venue
2008 International Symposium on Electromagnetic Compatibility-EMC Europe

External Links

Snippet

The noise immunity of digital CMOS designs is considered as one of the reasons for its huge success. However, low power design has become necessary to cope with the power demand and shrinking device sizes. At the same time, the electromagnetic compatibility …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
US20060248354A1 (en) Monitoring and controlling power consumption
Agrawal Low-power design by hazard filtering
US5703798A (en) Switch level simulation employing dynamic short-circuit ratio
Fontana et al. Characterization of CAN network susceptibility to EFT transient noise
Jiang et al. MIRID: Mixed-mode IR-drop induced delay simulator
Loeckx et al. Very fast methodology for the simulation of CMOS combinatorial circuits including noise
Beyene Peak distortion analysis of nonlinear links
Kumawat et al. Design and analysis of noise immune high speed and leakage-tolerant Schmitt trigger using 180nm CMOS Technology
Katoch et al. Fast signal propagation for point to point on-chip long interconnects using current sensing
CN107517055A (en) A Design Method of CMOS Digital Logic Circuit
Raja et al. Variable input delay CMOS logic for low power design
POTARNICHE et al. Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
Dghais et al. Discrete controlled pre-driver FIR model for hybrid IBIS model AMS simulation
Rajasekar et al. Implementation of low power null conventional logic function for configuration logic block
Kim Analytical calculation of pattern-dependent simultaneous switching outputs (SSO) due to power supply fluctuations
Palit et al. ABCD modeling of crosstalk coupling noise to analyze the signal integrity losses on the victim interconnect in DSM chips
Sun Analysis and modeling of power supply induced jitter for high speed driver and low dropout voltage regulator
Loeckx et al. Generic and accurate whitebox behavioral model for fast simulation of analog effects in nanometer CMOS digital logic circuits
Dave et al. Low-power current-mode transceiver for on-chip bidirectional buses
Rubio et al. Crosstalk tolerant latch circuit
Ha et al. A study of reduced-terminal models for system-level SSO noise analysis
Senthinathan et al. Electrical packaging requirements for low-voltage ICs-3.3 V high-performance CMOS devices as a case study
Kumre Power and delay analysis of one bit adders
Feferko et al. A mathematical model of ground-noise for short-channel transistors
Boselli et al. A stochastic model of digital switching noise