[go: up one dir, main page]

Dutta et al., 2016 - Google Patents

Nonvolatile online CMOS trimming with magnetic tunnel junctions

Dutta et al., 2016

Document ID
2183698681538805186
Author
Dutta S
Price M
Baldo M
Publication year
Publication venue
2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)

External Links

Snippet

We design a programmable output delay for digital circuits, making use of the nonvolatile bit storage in magnetic tunnel junctions (MTJs), which are available in hybrid processes with CMOS. We introduce our programmable clock buffers in VLSI dot product and fast Fourier …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G11C7/227—Timing of memory operations based on dummy memory elements or replica circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Trinh et al. Time-based sensing for reference-less and robust read in STT-MRAM memories
Yazdanshenas et al. Don't forget the memory: Automatic block RAM modelling, optimization, and architecture exploration
JP2016516363A (en) Fine-grained power gating in FPGA interconnect
US11121707B2 (en) Programmable clock skewing for timing closure
Khaleghi et al. A resistive RAM-based FPGA architecture equipped with efficient programming circuitry
Jung et al. An MTJ‐based non‐volatile flip‐flop for high‐performance SoC
Garlando et al. Architectural exploration of perpendicular Nano Magnetic Logic based circuits
US9118310B1 (en) Programmable delay circuit block
KR20220050054A (en) 3d storage architecture with tier-specific controls
CN103189923B (en) There is the sense amplifier of the phase inverter being selectively powered
US20080040091A1 (en) Method and apparatus of simulating a semiconductor integrated circuit at gate level
Koike et al. A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop
Attaran et al. Static design of spin transfer torques magnetic look up tables for ASIC designs
US9183338B1 (en) Single-event upset mitigation in circuit design for programmable integrated circuits
US9508414B2 (en) Memory cell supply voltage reduction prior to write cycle
Belleville et al. Designing digital circuits with nano-scale devices: Challenges and opportunities
Chaudhuri et al. Advances in design and test of monolithic 3-D ICs
US11594276B2 (en) Self-adjustable self-timed dual-rail SRAM
Samal et al. Ultralow power circuit design with subthreshold/near-threshold 3-D IC technologies
Talafy et al. A high performance, multi-bit output logic-in-memory adder
Bai et al. Clockless spintronic logic: A robust and ultra-low power computing paradigm
Dutta et al. Nonvolatile online CMOS trimming with magnetic tunnel junctions
US10381098B2 (en) Memory interface latch with integrated write-through and fence functions
Jayakumar et al. A PLA based asynchronous micropipelining approach for subthreshold circuit design
US11302365B2 (en) Area efficient and high-performance wordline segmented architecture