[go: up one dir, main page]

Jayakumar et al., 2006 - Google Patents

A PLA based asynchronous micropipelining approach for subthreshold circuit design

Jayakumar et al., 2006

View PDF
Document ID
824023974872331105
Author
Jayakumar N
Garg R
Gamache B
Khatri S
Publication year
Publication venue
Proceedings of the 43rd annual Design Automation Conference

External Links

Snippet

Power consumption is a dominant issue in contemporary circuit design. Sub-threshold circuit design is an appealing means to dramatically reduce this power consumption. However, sub- threshold designs suffer from the drawback of being significantly slower than traditional …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage

Similar Documents

Publication Publication Date Title
Usami et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor
Blotti et al. Ultralow-power adiabatic circuit semi-custom design
Calhoun et al. Digital circuit design challenges and opportunities in the era of nanoscale CMOS
Wang et al. Leakage power and circuit aging cooptimization by gate replacement techniques
Ozdal et al. Algorithms for gate sizing and device parameter selection for high-performance designs
Zha et al. Reconfigurable in-memory computing with resistive memory crossbar
Jayakumar et al. A PLA based asynchronous micropipelining approach for subthreshold circuit design
Wang et al. Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs
Kakoee et al. Fine-grained power and body-bias control for near-threshold deep sub-micron CMOS circuits
Jiang et al. Technology mapping for high-performance static CMOS and pass transistor logic designs
Wang et al. TonyChopper: A desynchronization package
Vujkovic et al. Efficient timing closure without timing driven placement and routing
Kakoee et al. Robust near-threshold design with fine-grained performance tunability
Jayakumar et al. A predictably low-leakage ASIC design style
Pei et al. Deep pipeline circuit for low-power spintronic devices
Jayakumar et al. Reclaiming the Sub-threshold Speed Penalty Through Micropipelining
Friedrich et al. Design methodology for the IBM POWER7 microprocessor
Hwang et al. Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs
Jacobs Self-timed integrated circuits for digital signal processing
Paul et al. Pipelined network of PLA based circuit design
Jayakumar et al. An ASIC design methodology with predictably low leakage, using leakage-immune standard cells
Levi et al. Alternative logic families for energy-efficient and high performance chip design
Yadav et al. Evaluation of FinFET in Ultra Low Power ALU
Joshi et al. Power and energy efficient standard cell library design in CDM logic style with FinFET transistors
Jayakumar et al. The HL Approach: A Low-Leakage ASIC Design Methodology