Hekmatpour et al. - Google Patents
Database Analysis and Data Mining Methods To Improve the Quality and Efficiency of Coverage-Driven Functional VerificationHekmatpour et al.
View PDF- Document ID
- 16528574770278113155
- Author
- Hekmatpour A
- Salehi A
External Links
Snippet
Functional verification is the bottleneck of the microprocessor design process. There is no practical method to test and verify all functional states of a complex microprocessor. In this paper, we introduce an integrated analysis environment utilizing database mining and data …
- 238000004458 analytical method 0 title abstract description 53
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
- G06F11/3672—Test management
- G06F11/3688—Test management for test execution, e.g. scheduling of test suites
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences; with adaptation of the tested hardware for testability with external testers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
- G06F11/3414—Workload generation, e.g. scripts, playback
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3604—Software analysis for verifying properties of programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7467364B2 (en) | Database mining method and computer readable medium carrying instructions for coverage analysis of functional verification of integrated circuit designs | |
| US7278056B2 (en) | Methods, systems, and media for management of functional verification | |
| Santolucito et al. | Synthesizing configuration file specifications with association rule learning | |
| US10699046B2 (en) | System and method for achieving functional coverage closure for electronic system verification | |
| Li et al. | Scalable specification mining for verification and diagnosis | |
| US6742166B2 (en) | System and method for evaluating functional coverage linked to a verification test plan | |
| US8234617B2 (en) | Method and system for re-using digital assertions in a mixed signal design | |
| Marinescu et al. | A research overview of tool-supported model-based testing of requirements-based designs | |
| US11227090B2 (en) | System and method for achieving functional coverage closure for electronic system verification | |
| US10521547B2 (en) | Covergroup network analysis | |
| Granda et al. | What do we know about the defect types detected in conceptual models? | |
| US9852258B1 (en) | Method and system for implementing a requirements driven closed loop verification cockpit for analog circuits | |
| US6847927B2 (en) | Efficient array tracing in a logic simulator machine | |
| US11636244B1 (en) | Performance tuning of a hardware description language simulator | |
| CN114676047A (en) | Unmanned aerial vehicle software security property analysis and verification method based on fault mode library | |
| Hekmatpour et al. | Database Analysis and Data Mining Methods To Improve the Quality and Efficiency of Coverage-Driven Functional Verification | |
| Wan et al. | Fixme: Towards end-to-end benchmarking of llm-aided design verification | |
| US7454680B2 (en) | Method, system and computer program product for improving efficiency in generating high-level coverage data for a circuit-testing scheme | |
| Al-Azzoni et al. | A framework for the regression testing of model-to-model transformations | |
| Timo et al. | Fault model-driven testing from FSM with symbolic inputs | |
| KR20250100176A (en) | Device and method for automatically generating test oracles from program source code | |
| Ericsson et al. | Verification of an industrial rule-based manufacturing system using REX | |
| Ragavi et al. | Design and Implementation of UVM-based Verification Framework for Deep Learning Accelerators | |
| Hunter et al. | Ensuring functional closure of a multi-core soc through verification planning, implementation and execution | |
| Stafford et al. | Dependence analysis for software architectures |