[go: up one dir, main page]

Wooters et al., 2010 - Google Patents

An energy-efficient subthreshold level converter in 130-nm CMOS

Wooters et al., 2010

View PDF
Document ID
12155186612002888
Author
Wooters S
Calhoun B
Blalock T
Publication year
Publication venue
IEEE Transactions on Circuits and Systems II: Express Briefs

External Links

Snippet

This brief presents a fast energy-efficient level converter capable of converting an input signal from subthreshold voltages up to the nominal supply voltage. Measured results from a 130-nm test chip show robust conversion from 188 mV to 1.2 V with no intermediate supplies …
Continue reading at rlpvlsi.ece.virginia.edu (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/356104Bistable circuits using complementary field-effect transistors
    • H03K3/356113Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/35613Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit the input circuit having a differential configuration
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0016Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01Details
    • H03K3/012Modifications of generator to improve response time or to decrease power consumption
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00315Modifications for increasing the reliability for protection in field-effect transistor circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00323Delay compensation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating pulses not covered by one of the other main groups in this subclass

Similar Documents

Publication Publication Date Title
Wooters et al. An energy-efficient subthreshold level converter in 130-nm CMOS
Lütkemeier et al. A subthreshold to above-threshold level shifter comprising a Wilson current mirror
Lotfi et al. Energy-efficient wide-range voltage level shifters reaching 4.2 fJ/transition
US6700429B2 (en) Semiconductor device
CN111357202B (en) Transient Insensitive Level Shifter
EP2965425B1 (en) Voltage level shifter with a low-latency voltage boost circuit
KR100983188B1 (en) Apparatus and method for preventing current leakage when a low voltage domain is powered down
TW201742378A (en) Semiconductor device
KR100833179B1 (en) Level-Converting Flip-Flop and Pulse Generator for Clustered Voltage Scaling
US11979155B2 (en) Semiconductor integrated circuit device and level shifter circuit
US8773210B2 (en) Relaxation oscillator
US8575962B2 (en) Integrated circuit having critical path voltage scaling and method therefor
US8436654B2 (en) Level converter circuit for use in CMOS circuit device provided for converting signal level of digital signal to higher level
Liu et al. Enhanced level shifter for multi-voltage operation
KR20130096797A (en) Voltage level converting circuit
TWI543536B (en) Low power, single-rail level shifters employing power down signal from output power domain and a method of converting a data signal between power domains
CN110739958B (en) Level conversion circuit
US10706916B1 (en) Method and apparatus for integrated level-shifter and memory clock
CN100490325C (en) Voltage conversion circuit
JP2005039334A (en) Semiconductor circuit to suppress subthreshold leakage current
Varma et al. Sub Threshold Level Shifters and Level Shifter with LEC for LSI’s
JP3033719B2 (en) Low power semiconductor integrated circuit
Lee et al. 32% Slew rate and 27% data rate improved 2ŨVDD output buffer using PVTL compensation
Ravi et al. Circuit to reduce gate induced drain leakage in CMOS output buffers
Katare et al. An Adaptive Feedback High Voltage Resilient Floating and Full-Scale Level-Shifter