[go: up one dir, main page]

Krishna et al., 2003 - Google Patents

Adjustable width linear combinational scan vector decompression

Krishna et al., 2003

View PDF
Document ID
11942964470084033464
Author
Krishna C
Touba N
Publication year
Publication venue
ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No. 03CH37486)

External Links

Snippet

A new scheme for combinational linear expansion is proposed for decompression of scan vectors. It has the capability to adjust the width of the linear expansion each clock cycle. This eliminates the requirement that every scan bit-slice be in the output space of the linear …
Continue reading at cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318335—Test pattern compression or decompression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31919—Storing and outputting test patterns
    • G01R31/31921—Storing and outputting test patterns using compression techniques, e.g. patterns sequencer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/31813—Test pattern generators

Similar Documents

Publication Publication Date Title
Krishna et al. Adjustable width linear combinational scan vector decompression
Krishna et al. Reducing test data volume using LFSR reseeding with seed compression
Jas et al. An efficient test vector compression scheme using selective Huffman coding
Touba Survey of test vector compression techniques
EP1242885B1 (en) Continuous application and decompression of test patterns to a circuit-under-test
Rajski et al. Embedded deterministic test for low cost manufacturing test
Jas et al. Scan vector compression/decompression using statistical coding
Chandra et al. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression
Rajski et al. Embedded deterministic test
EP1256007B1 (en) Decompressor/prpg for applying pseudo-random and deterministic test patterns
EP2128763B1 (en) Continuous application and decompression of test patterns to a circuit-under-test
Wang et al. Test data compression for IP embedded cores using selective encoding of scan slices
Rajski et al. Embedded deterministic test for low-cost manufacturing
Krishna et al. 3-stage variable length continuous-flow scan vector decompression scheme
Kavousianos et al. Test data compression based on variable-to-variable Huffman encoding with codeword reusability
Krishna et al. Achieving high encoding efficiency with partial dynamic LFSR reseeding
Czysz et al. Low power embedded deterministic test
Mrugalski et al. Compression based on deterministic vector clustering of incompatible test cubes
Tenentes et al. State skip LFSRs: Bridging the gap between test data compression and test set embedding for IP cores
Tenentes et al. Single and variable-state-skip LFSRs: bridging the gap between test data compression and test set embedding for IP cores
Shi et al. FCSCAN: An efficient multiscan-based test compression technique for test cost reduction
Ward et al. Using statistical transformations to improve compression for linear decompressors
Shi et al. Low power test compression technique for designs with multiple scan chain
Balakrishnan et al. Improving encoding efficiency for linear decompressors using scan inversion
Li et al. Three-stage compression approach to reduce test data volume and testing time for IP cores in SOCs