[go: up one dir, main page]

Wang, 2024 - Google Patents

Low-power design of advanced image processing algorithms under fpga in real-time applications

Wang, 2024

Document ID
11412581513312726702
Author
Wang Y
Publication year
Publication venue
2024 IEEE 4th International Conference on Power, Electronics and Computer Applications (ICPECA)

External Links

Snippet

Due to the real-time measurement required for image processing in practice, image processing technology is increasingly supplemented by hardware, such as using DSP (Digital Signal Processing) chips (image processing specific chips). However, when storing …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
    • G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
    • G06K9/46—Extraction of features or characteristics of the image
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Similar Documents

Publication Publication Date Title
Zhang et al. An fpga-based reconfigurable cnn accelerator for yolo
Cavigelli et al. Origami: A convolutional network accelerator
Xia et al. SparkNoC: An energy-efficiency FPGA-based accelerator using optimized lightweight CNN for edge computing
CN113051216B (en) MobileNet-SSD target detection device and method based on FPGA acceleration
CN109032781A (en) A kind of FPGA parallel system of convolutional neural networks algorithm
CN113240101B (en) Method for realizing heterogeneous SoC (system on chip) by cooperative acceleration of software and hardware of convolutional neural network
Jokic et al. Improving memory utilization in convolutional neural network accelerators
Li et al. Efficient binary 3D convolutional neural network and hardware accelerator
Li et al. An efficient CNN accelerator using inter-frame data reuse of videos on FPGAs
Wang Low-power design of advanced image processing algorithms under fpga in real-time applications
Saidani et al. Hardware acceleration for object detection using yolov5 deep learning algorithm on xilinx zynq fpga platform
Shan et al. A CNN Accelerator on FPGA with a Flexible Structure
Nair et al. 3d in-sensor computing for real-time dvs data compression: 65nm hardware-algorithm co-design
Xiao et al. Research on FPGA based convolutional neural network acceleration method
Zhou et al. Design and implementation of YOLOv3-Tiny accelerator based on PYNQ-Z2 heterogeneous platform
Ye et al. A Scalable ARM+ FPGA-Based CNN Accelerator with Limited Hardware Resources
Wang et al. Acceleration and implementation of convolutional neural network based on fpga
Yang et al. Design of high performance image acquisition and processing platform based on DSP and FPGA
Lin et al. Design of convolutional neural network SoC system based on FPGA
Huang et al. A low-bit quantized and hls-based neural network fpga accelerator for object detection
Chi et al. Design of hardware acceleration system based on FPGA and deep learning algorithm
Gao et al. A non-local means denoising co-processor with data reuse scheme and dual-clock domain for high resolution image sensor
Zhang et al. Design of a Convolutional Neural Network Accelerator based on PYNQ
Lin et al. CINE: a 4K-UHD energy-efficient computational imaging neural engine with overlapped stripe inference and Structure-Sparse Kernel
Yuan et al. A Real-Time Image Processing Hardware Acceleration Method based on FPGA