Zhang et al., 2020 - Google Patents
An fpga-based reconfigurable cnn accelerator for yoloZhang et al., 2020
- Document ID
- 11631205260173202613
- Author
- Zhang S
- Cao J
- Zhang Q
- Zhang Q
- Zhang Y
- Wang Y
- Publication year
- Publication venue
- 2020 IEEE 3rd International Conference on Electronics Technology (ICET)
External Links
Snippet
Convolutional neural network (CNN) has been widely used in image processing fields. Object detection models based on CNN, such as YOLO and SSD, have been proved to be the most advanced in many applications. CNN have extremely high requirements on …
- 238000011176 pooling 0 abstract description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06K—RECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K9/00—Methods or arrangements for reading or recognising printed or written characters or for recognising patterns, e.g. fingerprints
- G06K9/36—Image preprocessing, i.e. processing the image information without deciding about the identity of the image
- G06K9/46—Extraction of features or characteristics of the image
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Zhang et al. | An fpga-based reconfigurable cnn accelerator for yolo | |
Pestana et al. | A full featured configurable accelerator for object detection with YOLO | |
Zhang et al. | High-performance video content recognition with long-term recurrent convolutional network for FPGA | |
Xia et al. | SparkNoC: An energy-efficiency FPGA-based accelerator using optimized lightweight CNN for edge computing | |
Bank-Tavakoli et al. | Polar: A pipelined/overlapped fpga-based lstm accelerator | |
CN113051216B (en) | MobileNet-SSD target detection device and method based on FPGA acceleration | |
Nguyen et al. | ShortcutFusion: From tensorflow to FPGA-based accelerator with a reuse-aware memory allocation for shortcut data | |
Huang et al. | An integer-only and group-vector systolic accelerator for efficiently mapping vision transformer on edge | |
Hoffmann et al. | A survey on CNN and RNN implementations | |
Irmak et al. | Increasing flexibility of FPGA-based CNN accelerators with dynamic partial reconfiguration | |
Romaszkan et al. | ACOUSTIC: Accelerating convolutional neural networks through or-unipolar skipped stochastic computing | |
Mo et al. | A multi-task hardwired accelerator for face detection and alignment | |
Shi et al. | Design of parallel acceleration method of convolutional neural network based on fpga | |
Wu | Review on FPGA-based accelerators in deep learning | |
Xiao et al. | A data-driven asynchronous neural network accelerator | |
Zong-ling et al. | The design of lightweight and multi parallel CNN accelerator based on FPGA | |
Al Amin et al. | HePiLUT: Resource Efficient Heterogeneous Pipelined CNN Accelerator for FPGAs | |
Huang et al. | Hardware-friendly compression and hardware acceleration for transformer: A survey. | |
Dai et al. | DCP-CNN: Efficient Acceleration of CNNs With Dynamic Computing Parallelism on FPGA | |
CN111914867A (en) | Convolutional neural network IP core design based on FPGA | |
Wang et al. | Acceleration and implementation of convolutional neural network based on fpga | |
Guan et al. | Design and Implementation of CNN Accelerator Based on FPGA | |
Özkilbaç et al. | Real-Time Fixed-Point Hardware Accelerator of Convolutional Neural Network on FPGA Based | |
Zhang et al. | Design of a Convolutional Neural Network Accelerator based on PYNQ | |
Yu et al. | Implementation of convolutional neural network with co-design of high-level synthesis and verilog HDL |