[go: up one dir, main page]

Pułka et al., 2011 - Google Patents

SystemC hardware-software design and simulation platform based on AMBA bus

Pułka et al., 2011

Document ID
109570460200220088
Author
Pułka A
Golly Å
Milik A
Publication year
Publication venue
Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems-MIXDES 2011

External Links

Snippet

The paper presents a virtual platform implemented in SystemC based on AMBA-bus standards. The platform has been implemented as a multi-core structure with all components required by typical electronic embedded systems. The structure allows flexible modeling and …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/68—Processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
CA2218458C (en) Method and apparatus for design verification using emulation and simulation
US8438306B2 (en) Apparatus and methods for on layer concurrency in an integrated circuit
Khailany et al. A modular digital VLSI flow for high-productivity SoC design
KR101579897B1 (en) Apparatus and methods to concurrently perform memory access for each thread and each tag
US8190804B1 (en) Various methods and apparatus for a memory scheduler with an arbiter
Wieferink et al. System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms
US8532975B2 (en) System and method implementing a simulation acceleration capture buffer
US20080300806A1 (en) Power consumption calculating method
Sayinta et al. A mixed abstraction level co-simulation case study using systemc for system on chip verification
Schirner et al. Fast and accurate transaction level models using result oriented modeling
Pułka et al. SystemC hardware-software design and simulation platform based on AMBA bus
US9876729B1 (en) Method and system for efficient data streaming in an emulation system
Samahi et al. Automated integration and communication synthesis of reconfigurable MPSoC platform
Madariaga et al. Review of electronic design automation tools for high-level synthesis
Strauch An aspect and transaction oriented programming, design and verification language (PDVL)
Sharma et al. Real-time automated register abstraction active power-aware electronic system level verification framework
Huang et al. Multi-project system-on-chip (MP-SoC): A novel test vehicle for SoC silicon prototyping
Medardoni et al. Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms
Huang et al. A new event driven testbench synthesis engine for FPGA emulation
Taraate System-on-chip (SOC) design
WO2024049472A2 (en) Communication link latency tolerance for hardware assisted verification systems
Nguyen A Modular Design Flow for NoC-embedded FPGAs
Shetty Enabling the Generation of Behavioral System-on Chip (SoC)
Oliveira et al. Assertion-based verification of RTOS properties
El-Malaki et al. Hardware/Software Co-Design of RTOS-Based Platforms