[go: up one dir, main page]

Mathuriya et al., 2024 - Google Patents

A hardware-software co-design approach to implement PUFs and TRNGs on FPGAs

Mathuriya et al., 2024

Document ID
1075687753683914575
Author
Mathuriya A
Grover D
Deb S
Publication year
Publication venue
2024 IEEE International Symposium on Smart Electronic Systems (iSES)

External Links

Snippet

Physically-unclonable-functions (PUFs) and true-random-number-generators (TRNGs) are extensively used in security and authentication applications. However, the different designs of PUFs and TRNGs must be validated for their practi-cality and quality. Field-programmable …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
Maiti et al. Physical unclonable function and true random number generator: a compact and scalable implementation
US9411701B2 (en) Analog block and test blocks for testing thereof
Singh et al. Design and implementation of high performance AHB reconfigurable arbiter for onchip bus architecture
Gu et al. A unique and robust single slice FPGA identification generator
CN107025092A (en) A kind of random number extracting method based on latch structure real random number generators
Tripathi et al. FPGA for secured hardware & IP ownership
US11294637B2 (en) Method and apparatus for generating true random numbers for an integrated circuit
Wang et al. A reconfigurable PUF structure with dual working modes based on entropy separation model
Kamadi et al. Implementation of TRNG with SHA-3 for hardware security
Hoffman et al. A High‐Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback
US9768762B2 (en) Integrated circuit and method of testing
Mathuriya et al. A hardware-software co-design approach to implement PUFs and TRNGs on FPGAs
Gehrer et al. Using the reconfigurability of modern FPGAs for highly efficient PUF-based key generation
Rožić et al. The monte carlo puf
Rodriguez et al. Leveraging partial dynamic reconfiguration on zynq soc fpgas
Pandey et al. A high-performance VLSI architecture of the PRESENT cipher and its implementations for SoCs
Farahmand et al. A Zynq-based testbed for the experimental benchmarking of algorithms competing in cryptographic contests
Hoţoleanu et al. Real-time testing of true random number generators through dynamic reconfiguration
Gonzalez et al. Dynamic control of entropy and power consumption in TRNGs for IoT applications
Devi et al. Design of Hybrid True Random Number Generator for Cryptographic Applications.
Kumar et al. Microprocessor based physical unclonable function
Yuan et al. An Easy‐to‐Integrate IP Design of AHB Slave Bus Interface for the Security Chip of IoT
Yayla et al. A Combined Design of 4-PLL-TRNG and 64-bit CDC-7-XPUF on a Zynq-7020 SoC
Fogarty et al. On‐chip support for software verification and debug in multi‐core embedded systems
Yılmaz On an Efficient Implementation of Combined True Random Number Generator and Physically Unclonable Function on a SoC FPGA