[go: up one dir, main page]

Mehdipour et al., 2006 - Google Patents

An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems

Mehdipour et al., 2006

View HTML
Document ID
10652810333072459209
Author
Mehdipour F
Zamani M
Sedighi M
Publication year
Publication venue
Microprocessors and Microsystems

External Links

Snippet

Lack of appropriate compilers for generating configurations and their scheduling is one of the main challenges in the development of reconfigurable computing systems. In this paper, a new iterative design flow for reconfigurable computing systems is proposed that integrates …
Continue reading at www.academia.edu (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575

Similar Documents

Publication Publication Date Title
Mert et al. An extensive study of flexible design methods for the number theoretic transform
US8739101B1 (en) Systems and methods for reducing logic switching noise in parallel pipelined hardware
US8201121B1 (en) Early estimation of power consumption for electronic circuit designs
US8701069B1 (en) Systems and methods for optimizing allocation of hardware resources to control logic in parallel pipelined hardware
US8671371B1 (en) Systems and methods for configuration of control logic in parallel pipelined hardware
Ghiasi et al. A unified theory of timing budget management
Zhang et al. A review of high-level synthesis for dynamically reconfigurable FPGAs
Thomas et al. High quality uniform random number generation using LUT optimised state-transition matrices
Gorlani et al. OpenCL implementation of Cannon’s matrix multiplication algorithm on Intel Stratix 10 FPGAs
Dai et al. HETA: A heterogeneous temporal CGRA modeling and design space exploration via Bayesian optimization
Mehdipour et al. An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems
Koch et al. Fpga versus software programming: Why, when, and how?
Kee et al. Mapping parameterized cyclo-static dataflow graphs onto configurable hardware
Quan et al. High-level synthesis for large bit-width multipliers on FPGAs: a case study
Chabini et al. Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints
US11308025B1 (en) State machine block for high-level synthesis
Ng et al. Adam: Automated design analysis and merging for speeding up fpga development
Mehdipour et al. Reducing reconfiguration time of reconfigurable computing systems in integrated temporal partitioning and physical design framework
Yan et al. Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures
Yu et al. Skeleton-based synthesis flow for computation-in-memory architectures
Ahmadifar An incremental temporal partitioning method for real-time reconfigurable systems
Eguro et al. Resource allocation for coarse-grain FPGA development
Galanis et al. A partitioning methodology for accelerating applications in hybrid reconfigurable platforms
Galanis et al. Partitioning methodology for heterogeneous reconfigurable functional units
Muthukumar et al. Multiple voltage and frequency scheduling for power minimization