[go: up one dir, main page]

WO2013096500A1 - Hybrid polysilicon heterojunction back contact cell - Google Patents

Hybrid polysilicon heterojunction back contact cell Download PDF

Info

Publication number
WO2013096500A1
WO2013096500A1 PCT/US2012/070709 US2012070709W WO2013096500A1 WO 2013096500 A1 WO2013096500 A1 WO 2013096500A1 US 2012070709 W US2012070709 W US 2012070709W WO 2013096500 A1 WO2013096500 A1 WO 2013096500A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
silicon
solar cell
silicon substrate
doped
Prior art date
Application number
PCT/US2012/070709
Other languages
French (fr)
Inventor
Peter J. Cousins
David D. Smith
Seung B. RIM
Original Assignee
Sunpower Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/333,904 external-priority patent/US8597970B2/en
Priority claimed from US13/333,908 external-priority patent/US8679889B2/en
Priority to KR1020207010360A priority Critical patent/KR102223562B1/en
Priority to KR1020197017298A priority patent/KR102101408B1/en
Priority to DE112012005381.8T priority patent/DE112012005381T5/en
Priority to CN201280063686.8A priority patent/CN104011881B/en
Application filed by Sunpower Corporation filed Critical Sunpower Corporation
Priority to AU2012358982A priority patent/AU2012358982B2/en
Priority to JP2014548850A priority patent/JP6208682B2/en
Priority to KR1020147019770A priority patent/KR101991791B1/en
Publication of WO2013096500A1 publication Critical patent/WO2013096500A1/en
Priority to AU2015210421A priority patent/AU2015210421B9/en
Priority to AU2017221854A priority patent/AU2017221854A1/en
Priority to AU2020200717A priority patent/AU2020200717A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00—Individual photovoltaic cells, e.g. solar cells
    • H10F10/10—Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/16—Photovoltaic cells having only PN heterojunction potential barriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00—Individual photovoltaic cells, e.g. solar cells
    • H10F10/10—Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/16—Photovoltaic cells having only PN heterojunction potential barriers
    • H10F10/164—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells
    • H10F10/165—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells the heterojunctions being Group IV-IV heterojunctions, e.g. Si/Ge, SiGe/Si or Si/SiC photovoltaic cells
    • H10F10/166—Photovoltaic cells having only PN heterojunction potential barriers comprising heterojunctions with Group IV materials, e.g. ITO/Si or GaAs/SiGe photovoltaic cells the heterojunctions being Group IV-IV heterojunctions, e.g. Si/Ge, SiGe/Si or Si/SiC photovoltaic cells the Group IV-IV heterojunctions being heterojunctions of crystalline and amorphous materials, e.g. silicon heterojunction [SHJ] photovoltaic cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/121—The active layers comprising only Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00—Manufacture or treatment of devices covered by this subclass
    • H10F71/121—The active layers comprising only Group IV materials
    • H10F71/1221—The active layers comprising only Group IV materials comprising polycrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/10—Semiconductor bodies
    • H10F77/16—Material structures, e.g. crystalline structures, film structures or crystal plane orientations
    • H10F77/162—Non-monocrystalline materials, e.g. semiconductor particles embedded in insulating materials
    • H10F77/164—Polycrystalline semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/10—Semiconductor bodies
    • H10F77/16—Material structures, e.g. crystalline structures, film structures or crystal plane orientations
    • H10F77/162—Non-monocrystalline materials, e.g. semiconductor particles embedded in insulating materials
    • H10F77/166—Amorphous semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/20—Electrodes
    • H10F77/206—Electrodes for devices having potential barriers
    • H10F77/211—Electrodes for devices having potential barriers for photovoltaic cells
    • H10F77/219—Arrangements for electrodes of back-contact photovoltaic cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/30—Coatings
    • H10F77/306—Coatings for devices having potential barriers
    • H10F77/311—Coatings for devices having potential barriers for photovoltaic cells
    • H10F77/315—Coatings for devices having potential barriers for photovoltaic cells the coatings being antireflective or having enhancing optical properties
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/70—Surface textures, e.g. pyramid structures
    • H10F77/707—Surface textures, e.g. pyramid structures of the substrates or of layers on substrates, e.g. textured ITO layer on a glass substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/547—Monocrystalline silicon PV cells

Definitions

  • Embodiments of the subject matter described herein relate generally to solar cell manufacture. More particularly, embodiments of the subject matter relate to thin silicon solar cells and techniques for manufacture.
  • Solar cells are well known devices for converting solar radiation to electrical energy. They can be fabricated on a semiconductor wafer using semiconductor processing technology.
  • a solar cell includes P-type and N-type diffusion regions. Solar radiation impinging on the solar cell creates electrons and holes that migrate to the diffusion regions, thereby creating voltage differentials between the diffusion regions.
  • both the diffusion regions and the metal contact fingers coupled to them are on the backside of the solar cell. The contact fingers allow an external electrical circuit to be coupled to and be powered by the solar cell.
  • Efficiency is an important characteristic of a solar cell as it is directly related to the solar cell's capability to generate power. Accordingly, techniques for improving the fabrication process, reducing the cost of manufacturing and increasing the efficiency of solar cells are generally desirable. Such techniques include forming polysilicon and heterojunction layers on silicon substrates through thermal processes wherein the present invention allows for increased solar cell efficiency. These or other similar embodiments form the background of the current invention.
  • FIG. 1-12 are cross-sectional representations of a solar cell being fabricated in accordance with an embodiment of the invention
  • FIG. 13-18 are cross- sectional representations of a solar cell being fabricated in accordance with an another embodiment of the invention
  • a method of manufacturing solar cells comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the a deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer, depositing a wide band gap doped semiconductor and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
  • the method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer,the layer of doping material and the deposited silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer with dopants from the layer of doping material to form a doped polysilicon layer, covering a first thick layer of wide band gap doped amorphous silicon and anti-reflective coating on the back side of the solar cell, covering an second thin layer of wide band gap doped amorphous silicon and anti reflective coating on the front side of the solar cell and wherein the thin layer is less than 10% to 30% of the thickness of the
  • Still another method of manufacturing solar cells comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped semiconductor on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
  • Still another method of manufacturing solar cells comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped amorphous silicon and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped amorphous silicon and anti-reflective coating on the front side of the solar cell.
  • the method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, simultaneously depositing a wide band gap doped amorphous silicon and an anti-reflective coating over the front side and back side of the solar cell, partially removing the wide band gap doped semiconductor and oxide layer to form a series of contact openings, and simultaneously forming a first metal grid being electrically coupled to the doped polysilicon layer and a second metal grid being electrically coupled to an emitter region on the back side of the solar cell.
  • An improved technique for manufacturing solar cells is to provide a thin dielectric layer and a deposited silicon layer on the back side of a silicon substrate. Regions of doped polysilicon can be formed by dopant driving into deposited silicon layers, or by in-situ formation of doped polysilicon regions. An oxide layer and a layer of a wide band gap doped semiconductor can then be formed on the front and back sides of the solar cell. One variant involves texturizing the front and back surfaces prior to formation of the oxide and wide band gap doped semiconductor formation. Contact holes can then be formed through the upper layers to expose the doped polysilicon regions. A metallization process then can be performed to form contacts onto the doped polysilicon layer. A second group of contacts can also be formed by directly connecting metal to emitter regions on the silicon substrate formed by the wide band gap semiconductor layer positioned between regions of the doped polysilicon on the back side of the solar cell.
  • FIGS. 1-18 The various tasks performed in connection with manufacturing processes are shown in FIGS. 1-18. Also, several of the various tasks need not be performed in the illustrated order, and it can be incorporated into a more comprehensive procedure, process or fabrication having additional functionality not described in detail herein.
  • FIGS. 1-3 illustrate an embodiment for fabricating a solar cell 100 comprising a silicon substrate 102, a thin dielectric layer 106, and a deposited silicon layer 104.
  • the silicon substrate 102 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 106.
  • the thin dielectric layer 106 and deposited silicon layer 104 can be grown through a thermal process.
  • a layer of doping material 108 followed by a first oxide layer 110 can be deposited over the deposited silicon layer 104 through conventional deposition process.
  • the layer of doping material 108 can comprise a doping material, or dopant, 109, but is not limited to, a layer of positive-type doping material such as boron or a layer of negative-type doping material such as phosphorous.
  • a doping material, or dopant, 109 but is not limited to, a layer of positive-type doping material such as boron or a layer of negative-type doping material such as phosphorous.
  • the thin dielectric layer 106 and deposited silicon layer 104 are described as being grown by a thermal process or deposited through conventional deposition process, respectively, as with any other formation, deposition, or growth process step described or recited here, each layer or substance can be formed using any appropriate process.
  • the doping material 108 can be formed on the substrate by a deposition technique, sputter, or print process, such as inkjet printing or screen printing.
  • FIG. 4 illustrates the same solar cell 100 from FIG. 1-3 after performing a material removal process to form an exposed polysilicon region 124.
  • a material removal process include a mask and etch process, a laser ablation process, and other similar techniques.
  • the exposed polysilicon region 124 and layer of doping material 108 can be formed into any desired shape, including an interdigitated pattern.
  • a masking process it can be performed using a screen printer or an inkjet printer to apply a mask ink in predefined interdigitated pattern.
  • conventional chemical wet etching techniques can be used to remove the mask ink resulting in the interdigitated pattern of exposed polysilicon regions 124 and layer of doping material 108.
  • portions or the entirety of the first oxide layer 110 can be removed. This can be accomplished in the same etching or ablation process in which regions of the deposited silicon layer 104, and dielectric layer 106 are removed, as shown in FIGS. 4 and 5.
  • the solar cell 100 can undergo a second etching process resulting in etching the exposed polysilicon regions 124 to form a first texturized silicon region 130 on the back side of the solar cell and a second texturized silicon region 132 on the front side of the solar cell for increased solar radiation collection.
  • a texturized surface can be one which has a regular or an irregular shaped surface for scattering incoming light, decreasing the amount of light reflected back off the surface of the solar cell.
  • the solar cell 100 can be heated 140 to drive the doping material 109 from the layer of doping material 108 into the deposited silicon layer 104.
  • the same heating 140 can also form a silicon oxide or a second oxide layer 112 over the layer of doping material 108 and first texturized silicon region 130. During this process a third oxide layer can be grown 114 over the second texturized silicon region 132. Both the oxide layers 112, 114 can comprise high quality oxide.
  • a high-quality oxide is a low interface state density oxide typically grown by thermal oxidation at temperatures greater than 900 degrees Celsius which can provide for improved passivation.
  • the deposited silicon layer 104 can therefore be doped with the doping material 109 from the layer of dopant material 108 to form a doped polysilicon layer 150.
  • forming a doped polysilicon layer can be accomplished by growing an oxide layer while simultaneously raising the temperature to drive the dopants 109 from the layer of doping material 108 into the deposited silicon layer 104, wherein doping the deposited silicon layer 104 with dopants 109 from the layer of doping material 108 form a crystallized doped polysilicon layer or a doped polysilicon layer 150.
  • the doped polysilicon layer 150 can comprise a layer of positively doped polysilicon given a positive-type doping material is used.
  • the silicon substrate 102 comprises bulk N-type silicon substrate.
  • the doped polysilicon layer 150 can comprise a layer of negatively doped polysilicon if a negative-type doping material is used.
  • the silicon substrate 102 should comprise bulk P-type silicon substrate.
  • a first wide band gap doped semiconductor layer 160 can be deposited on the back side of the solar cell 100.
  • the first wide band gap doped semiconductor layer 160 is partially conductive with a resistivity of at least 10 ohm-cm. In the same embodiment it can have a band gap greater than 1.05 electron- Volts (eV) acting as a heterojunction in areas of the back side of the solar cell now covered by the first texturized silicon region 130 and by the second oxide layer 112.
  • Examples of a wide band gap doped semiconductor include Silicon carbide and Aluminum Galium Nitride. Any other wide band gap doped semiconductor material which exhibits the properties and characteristics described above can also be used.
  • the first wide band gap doped semiconductor layer 160 can be composed of a first thick wide band gap doped amorphous silicon layer.
  • a second wide band gap doped semiconductor 162 can be deposited over the second texturized silicon region 132 on the front side of the solar cell 100.
  • both the wide band gap doped semiconductor layers 160, 162 on the back side and front side of the solar cell 100 can comprise a wide band gap negative-type doped semiconductor.
  • the second wide band gap doped semiconductor 162 can be relatively thin as compared to the first thick wide band gap doped semiconductor layer.
  • the second thin wide band gap doped semiconductor layer can comprise of 10 to 30% of the thickness of the first thick wide band gap doped semiconductor layer.
  • both wide band gap doped semiconductor layers 160, 162 on the back side and front side of the solar cell respectively can comprise a wide band gap negative-type doped semiconductor or a wide band gap positive-type doped semiconductor.
  • an anti-reflective coating (ARC) 170 can be deposited over the second wide band gap doped semiconductor 162 in the same process.
  • an anti-reflective coating 170 can be deposited over the first wide band gap doped semiconductor 160 in the same process.
  • the ARC 170 can be comprised of silicon nitride.
  • FIG. 10 illustrates the partial removal of the first wide band gap doped semiconductor 160, second oxide layer 112 and the layer of doping material 108 on the back side of the solar cell 100 to form a series of contact openings 180.
  • the removal technique can be accomplished using an ablation process.
  • One such ablation process is a laser ablation process.
  • the removal technique can be any conventional etching processes such as screen printing or inkjet printing of a mask followed by an etching process.
  • a first metal grid or gridline 190 can be formed on the back side of the solar cell 100.
  • the first metal gridline 190 can be electrically coupled to the doped polysilicon 150 within the contact openings 180.
  • the first metal gridline 190 can be formed through the contact openings 180 to the first wide band gap doped semiconductor 160, second oxide layer 112, and the layer of doping material 108 to connect a positive electrical terminal of an external electrical circuit to be powered by the solar cell.
  • a second metal grid or gridline 192 can be formed on the back side of the solar cell 100, the second metal gridline 192 being electrically coupled to the second texturized silicon region 132.
  • the second metal gridline 192 can be coupled to the first wide band gap doped semiconductor 160, second oxide layer 112, and the first texturized silicon region 130 acting as a heterojunction in areas of the back side of the solar cell to connect to a negative electrical terminal of an external electrical circuit to be powered by the solar cell.
  • the forming of metal grid lines referenced in FIGS. 11 and 12 can be performed through an electroplating process, screen printing process, ink jet process, plating onto a metal formed from aluminum metal nanoparticles or any other metallization or metal formation process step.
  • FIGS. 13-18 illustrate another embodiment of fabricating a solar cell 200.
  • the numerical indicators used to refer to components in FIGS. 13-18 are similar to those used to refer to components or features in FIGS. 1-12 above, except that the index has been incremented by 100.
  • another embodiment for fabricating the solar cell 200 can comprise forming a first oxide layer 210, a thin dielectric layer 206, a doped polysilicon layer 250 over the silicon substrate 202.
  • the silicon substrate 202 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 206 as discussed similarly above.
  • the first oxide layer 210, dielectric layer 206 and doped polysilicon layer 250 can be grown through a thermal process. In one embodiment, growing the silicon oxide layer or oxide layer 210 over the back side of the solar cell by heating the silicon substrate 202 in an oxygenated environment, wherein a doped silicon layer is crystallized to form the doped polysilicon layer 250.
  • growing the doped polysilicon layer 250 over the dielectric layer 206 comprises growing a positively doped polysilicon, wherein the positively doped polysilicon can be comprised of a doping material 209 such as a boron dopant.
  • a doping material 209 such as a boron dopant.
  • negatively- doped polysilicon can be used.
  • the solar cell 200 can be further processed by partially removing first oxide layer 210, the doped polysilicon layer 250 and dielectric layer 206 to reveal an exposed region of silicon substrate 220 in an interdigitated pattern using conventional masking and etching processes.
  • an ablation process can be used. If an ablation process is used, the first oxide layer 210 can be left partially intact over the doped polysilicon layer 250 as illustrated in FIG. 14.
  • a screen print or ink jet printing technique coupled with a etching process can be used. In such an embodiment, the first oxide layer 210 can be etched away from the doped polysilicon layer 250.
  • the exposed silicon substrate 220 and an exposed region on the front side of the solar cell 200 can be simultaneously etched to form a first texturized silicon surface 230 and second texturized silicon surface 232 for increased solar radiation collection.
  • the solar cell 200 can be heated 240 to a temperature greater than 900 degrees Celsius while forming a second oxide layer 212 on back side and a third oxide layer 214 on the front side of the solar cell 200.
  • both the oxide layers 212, 214 can comprise of high quality oxide as discussed earlier.
  • the first wide band gap doped semiconductor layer 260 can be simultaneously deposited on the back side and front side of the solar cell.
  • the first wide band gap doped semiconductor layer 260 can be partially conductive having a resistivity greater than 10 ohm-cm.
  • the first wide band gap doped semiconductor layer 260 also can have a band gap greater than 1.05 eV. Additionally, the first wide band gap semiconductor layer can act as a heterojunction in areas of the back side of the solar cell cover the first texturized silicon region 230 and the second oxide layer 212.
  • the first wide band gap doped semiconductor layer 260 can be 10% to 30% thicker than the second wide band gap doped semiconductor layer 262. In other embodiments, the thickness can vary below 10% or greater than 30% without deviating from the techniques described herein. Both the wide band gap doped semiconductor layers 260, 262 can be positively-doped semiconductor, although in other embodiments with different substrate and polysilicon doped polarities, negatively-doped wide band gap semiconductor layers can also be used. Subsequently an anti-reflective coating (ARC) 270 can be deposited over the second wide band gap doped semiconductor 262. In one embodiment, the anti-reflective coating 270 can be comprised of silicon nitride. In some embodiments, the ARC can be deposited over the first wide band gap doped semiconductor layer 260 as well.
  • ARC anti-reflective coating
  • the first wide band gap doped semiconductor layer 260 and second oxide layer 212 can be partially removed over the doped polysilicon layer 250 to form a series of contact openings similar to, and with a formative technique similar to, those described above with reference to FIG 10-12.
  • a first metal gridline 290 can be formed on the back side of the solar cell 200 wherein the first metal gridline 290 can be electrically coupled to the doped polysilicon 250 within the contact openings.
  • a second metal gridline 292 can be formed on the back side of the solar cell 200, the second metal gridline 292 being electrically coupled to the first texturized silicon region or N-type emitter region 230. In one embodiment, both the first and second metal gridlines can be formed simultaneously. Additional contact can then be made to the first and second metal gridlines 290, 292 by other components of an energy system incorporating solar cell 200.

Landscapes

  • Photovoltaic Devices (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)

Abstract

A method for manufacturing high efficiency solar cells is disclosed. The method comprises providing a thin dielectric layer and a doped polysilicon layer on the back side of a silicon substrate. Subsequently, a high quality oxide layer and a wide band gap doped semiconductor layer can both be formed on the back and front sides of the silicon substrate. A metallization process to plate metal fingers onto the doped polysilicon layer through contact openings can then be performed. The plated metal fingers can form a first metal gridline. A second metal gridline can be formed by directly plating metal to an emitter region on the back side of the silicon substrate, eliminating the need for contact openings for the second metal gridline. Among the advantages, the method for manufacture provides decreased thermal processes, decreased etching steps, increased efficiency and a simplified procedure for the manufacture of high efficiency solar cells.

Description

HYBRID POLYSILICON HETEROJUNCTION BACK CONTACT CELL
TECHNICAL FIELD
[0001] Embodiments of the subject matter described herein relate generally to solar cell manufacture. More particularly, embodiments of the subject matter relate to thin silicon solar cells and techniques for manufacture.
BACKGROUND
[0002] Solar cells are well known devices for converting solar radiation to electrical energy. They can be fabricated on a semiconductor wafer using semiconductor processing technology. A solar cell includes P-type and N-type diffusion regions. Solar radiation impinging on the solar cell creates electrons and holes that migrate to the diffusion regions, thereby creating voltage differentials between the diffusion regions. In a backside contact solar cell, both the diffusion regions and the metal contact fingers coupled to them are on the backside of the solar cell. The contact fingers allow an external electrical circuit to be coupled to and be powered by the solar cell.
[0003] Efficiency is an important characteristic of a solar cell as it is directly related to the solar cell's capability to generate power. Accordingly, techniques for improving the fabrication process, reducing the cost of manufacturing and increasing the efficiency of solar cells are generally desirable. Such techniques include forming polysilicon and heterojunction layers on silicon substrates through thermal processes wherein the present invention allows for increased solar cell efficiency. These or other similar embodiments form the background of the current invention.
BRIEF DESCRIPTION OF THE DRAWINGS
[0004] A more complete understanding of the subject matter can be derived by referring to the detailed description and claims when considered in conjunction with the following figures, wherein like reference numbers refer to similar elements throughout the figures.
[0005] FIG. 1-12 are cross-sectional representations of a solar cell being fabricated in accordance with an embodiment of the invention [0006] FIG. 13-18 are cross- sectional representations of a solar cell being fabricated in accordance with an another embodiment of the invention
DETAILED DESCRIPTION
[0007] The following detailed description is merely illustrative in nature and is not intended to limit the embodiments of the subject matter or the application and uses of such embodiments. As used herein, the word "exemplary" means "serving as an example, instance, or illustration." Any implementation described herein as exemplary is not necessarily to be construed as preferred or advantageous over other implementations. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.
A method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the a deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer, depositing a wide band gap doped semiconductor and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
[0008] Another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer, forming a layer of doping material over the deposited silicon layer, forming an oxide layer over the layer of doping material, partially removing the oxide layer,the layer of doping material and the deposited silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer, doping the deposited silicon layer with dopants from the layer of doping material to form a doped polysilicon layer, covering a first thick layer of wide band gap doped amorphous silicon and anti-reflective coating on the back side of the solar cell, covering an second thin layer of wide band gap doped amorphous silicon and anti reflective coating on the front side of the solar cell and wherein the thin layer is less than 10% to 30% of the thickness of the thick layer.
[0009] Still another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped semiconductor on the back side of the solar cell, and depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
[0010] Still another method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, depositing a wide band gap doped amorphous silicon and an anti-reflective coating on the back side of the solar cell, and depositing a wide band gap doped amorphous silicon and anti-reflective coating on the front side of the solar cell.
[0011] Yet another embodiment for a method of manufacturing solar cells is disclosed. The method comprises providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer, forming an oxide layer over the doped silicon layer, partially removing the oxide layer and doped silicon layer in an interdigitated pattern, etching the exposed silicon substrate to form a texturized silicon region, growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer, simultaneously depositing a wide band gap doped amorphous silicon and an anti-reflective coating over the front side and back side of the solar cell, partially removing the wide band gap doped semiconductor and oxide layer to form a series of contact openings, and simultaneously forming a first metal grid being electrically coupled to the doped polysilicon layer and a second metal grid being electrically coupled to an emitter region on the back side of the solar cell.
[0012] An improved technique for manufacturing solar cells is to provide a thin dielectric layer and a deposited silicon layer on the back side of a silicon substrate. Regions of doped polysilicon can be formed by dopant driving into deposited silicon layers, or by in-situ formation of doped polysilicon regions. An oxide layer and a layer of a wide band gap doped semiconductor can then be formed on the front and back sides of the solar cell. One variant involves texturizing the front and back surfaces prior to formation of the oxide and wide band gap doped semiconductor formation. Contact holes can then be formed through the upper layers to expose the doped polysilicon regions. A metallization process then can be performed to form contacts onto the doped polysilicon layer. A second group of contacts can also be formed by directly connecting metal to emitter regions on the silicon substrate formed by the wide band gap semiconductor layer positioned between regions of the doped polysilicon on the back side of the solar cell.
[0013] The various tasks performed in connection with manufacturing processes are shown in FIGS. 1-18. Also, several of the various tasks need not be performed in the illustrated order, and it can be incorporated into a more comprehensive procedure, process or fabrication having additional functionality not described in detail herein.
[0014] FIGS. 1-3 illustrate an embodiment for fabricating a solar cell 100 comprising a silicon substrate 102, a thin dielectric layer 106, and a deposited silicon layer 104. In some embodiments, the silicon substrate 102 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 106. The thin dielectric layer 106 and deposited silicon layer 104 can be grown through a thermal process. A layer of doping material 108 followed by a first oxide layer 110 can be deposited over the deposited silicon layer 104 through conventional deposition process. The layer of doping material 108 can comprise a doping material, or dopant, 109, but is not limited to, a layer of positive-type doping material such as boron or a layer of negative-type doping material such as phosphorous. Although the thin dielectric layer 106 and deposited silicon layer 104 are described as being grown by a thermal process or deposited through conventional deposition process, respectively, as with any other formation, deposition, or growth process step described or recited here, each layer or substance can be formed using any appropriate process. For example, a chemical vapor deposition (CVD) process, low-pressure CVD (LPCVD), atmospheric pressure CVD (APCVD), plasma- enhanced CVD (PECVD), thermal growth, sputtering, as well as any other desired technique can be used where formation is described. Thus, and similarly, the doping material 108 can be formed on the substrate by a deposition technique, sputter, or print process, such as inkjet printing or screen printing.
[0015] FIG. 4 illustrates the same solar cell 100 from FIG. 1-3 after performing a material removal process to form an exposed polysilicon region 124. Some examples of a material removal process include a mask and etch process, a laser ablation process, and other similar techniques. The exposed polysilicon region 124 and layer of doping material 108 can be formed into any desired shape, including an interdigitated pattern. Where a masking process is used, it can be performed using a screen printer or an inkjet printer to apply a mask ink in predefined interdigitated pattern. Thus, conventional chemical wet etching techniques can be used to remove the mask ink resulting in the interdigitated pattern of exposed polysilicon regions 124 and layer of doping material 108. In at least one embodiment, portions or the entirety of the first oxide layer 110 can be removed. This can be accomplished in the same etching or ablation process in which regions of the deposited silicon layer 104, and dielectric layer 106 are removed, as shown in FIGS. 4 and 5.
[0016] With reference to FIG. 5, the solar cell 100 can undergo a second etching process resulting in etching the exposed polysilicon regions 124 to form a first texturized silicon region 130 on the back side of the solar cell and a second texturized silicon region 132 on the front side of the solar cell for increased solar radiation collection. A texturized surface can be one which has a regular or an irregular shaped surface for scattering incoming light, decreasing the amount of light reflected back off the surface of the solar cell. [0017] With reference to FIG. 6, the solar cell 100 can be heated 140 to drive the doping material 109 from the layer of doping material 108 into the deposited silicon layer 104. The same heating 140 can also form a silicon oxide or a second oxide layer 112 over the layer of doping material 108 and first texturized silicon region 130. During this process a third oxide layer can be grown 114 over the second texturized silicon region 132. Both the oxide layers 112, 114 can comprise high quality oxide. A high-quality oxide is a low interface state density oxide typically grown by thermal oxidation at temperatures greater than 900 degrees Celsius which can provide for improved passivation.
[0018] With reference to FIG. 7, the deposited silicon layer 104 can therefore be doped with the doping material 109 from the layer of dopant material 108 to form a doped polysilicon layer 150. In one embodiment, forming a doped polysilicon layer can be accomplished by growing an oxide layer while simultaneously raising the temperature to drive the dopants 109 from the layer of doping material 108 into the deposited silicon layer 104, wherein doping the deposited silicon layer 104 with dopants 109 from the layer of doping material 108 form a crystallized doped polysilicon layer or a doped polysilicon layer 150. In one of several embodiments, the doped polysilicon layer 150 can comprise a layer of positively doped polysilicon given a positive-type doping material is used. In the illustrated embodiment, the silicon substrate 102 comprises bulk N-type silicon substrate. In some embodiments, the doped polysilicon layer 150 can comprise a layer of negatively doped polysilicon if a negative-type doping material is used. In one embodiment, the silicon substrate 102 should comprise bulk P-type silicon substrate.
[0019] With reference to FIG. 8, a first wide band gap doped semiconductor layer 160 can be deposited on the back side of the solar cell 100. In one embodiment, the first wide band gap doped semiconductor layer 160 is partially conductive with a resistivity of at least 10 ohm-cm. In the same embodiment it can have a band gap greater than 1.05 electron- Volts (eV) acting as a heterojunction in areas of the back side of the solar cell now covered by the first texturized silicon region 130 and by the second oxide layer 112. Examples of a wide band gap doped semiconductor include Silicon carbide and Aluminum Galium Nitride. Any other wide band gap doped semiconductor material which exhibits the properties and characteristics described above can also be used. The first wide band gap doped semiconductor layer 160 can be composed of a first thick wide band gap doped amorphous silicon layer.
[0020] With reference to FIG. 9, a second wide band gap doped semiconductor 162 can be deposited over the second texturized silicon region 132 on the front side of the solar cell 100. In one embodiment, both the wide band gap doped semiconductor layers 160, 162 on the back side and front side of the solar cell 100 can comprise a wide band gap negative-type doped semiconductor. In another embodiment, the second wide band gap doped semiconductor 162 can be relatively thin as compared to the first thick wide band gap doped semiconductor layer. Thus, in some embodiments, the second thin wide band gap doped semiconductor layer can comprise of 10 to 30% of the thickness of the first thick wide band gap doped semiconductor layer. In yet another embodiment both wide band gap doped semiconductor layers 160, 162 on the back side and front side of the solar cell respectively can comprise a wide band gap negative-type doped semiconductor or a wide band gap positive-type doped semiconductor. Subsequently, an anti-reflective coating (ARC) 170 can be deposited over the second wide band gap doped semiconductor 162 in the same process. In another embodiment, an anti-reflective coating 170 can be deposited over the first wide band gap doped semiconductor 160 in the same process. In some embodiments, the ARC 170 can be comprised of silicon nitride.
[0021] FIG. 10 illustrates the partial removal of the first wide band gap doped semiconductor 160, second oxide layer 112 and the layer of doping material 108 on the back side of the solar cell 100 to form a series of contact openings 180. In one embodiment, the removal technique can be accomplished using an ablation process. One such ablation process is a laser ablation process. In another embodiment, the removal technique can be any conventional etching processes such as screen printing or inkjet printing of a mask followed by an etching process.
[0022] With reference to FIG. 11, a first metal grid or gridline 190 can be formed on the back side of the solar cell 100. The first metal gridline 190 can be electrically coupled to the doped polysilicon 150 within the contact openings 180. In one embodiment, the first metal gridline 190 can be formed through the contact openings 180 to the first wide band gap doped semiconductor 160, second oxide layer 112, and the layer of doping material 108 to connect a positive electrical terminal of an external electrical circuit to be powered by the solar cell.
[0023] With reference to FIG. 12, a second metal grid or gridline 192 can be formed on the back side of the solar cell 100, the second metal gridline 192 being electrically coupled to the second texturized silicon region 132. In one embodiment, the second metal gridline 192 can be coupled to the first wide band gap doped semiconductor 160, second oxide layer 112, and the first texturized silicon region 130 acting as a heterojunction in areas of the back side of the solar cell to connect to a negative electrical terminal of an external electrical circuit to be powered by the solar cell. In some embodiments the forming of metal grid lines referenced in FIGS. 11 and 12 can be performed through an electroplating process, screen printing process, ink jet process, plating onto a metal formed from aluminum metal nanoparticles or any other metallization or metal formation process step.
[0024] FIGS. 13-18 illustrate another embodiment of fabricating a solar cell 200. Unless otherwise specified below, the numerical indicators used to refer to components in FIGS. 13-18 are similar to those used to refer to components or features in FIGS. 1-12 above, except that the index has been incremented by 100.
[0025] With reference to FIG. 13-14, another embodiment for fabricating the solar cell 200 can comprise forming a first oxide layer 210, a thin dielectric layer 206, a doped polysilicon layer 250 over the silicon substrate 202. The silicon substrate 202 can be cleaned, polished, planarized, and/or thinned or otherwise processed prior to the formation of the thin dielectric layer 206 as discussed similarly above. The first oxide layer 210, dielectric layer 206 and doped polysilicon layer 250 can be grown through a thermal process. In one embodiment, growing the silicon oxide layer or oxide layer 210 over the back side of the solar cell by heating the silicon substrate 202 in an oxygenated environment, wherein a doped silicon layer is crystallized to form the doped polysilicon layer 250. In another embodiment, growing the doped polysilicon layer 250 over the dielectric layer 206 comprises growing a positively doped polysilicon, wherein the positively doped polysilicon can be comprised of a doping material 209 such as a boron dopant. In another embodiment, negatively- doped polysilicon can be used. Although the thin dielectric layer 206 and doped polysilicon layer 250 are described as being grown by a thermal process or deposited through conventional deposition process, respectively, as with any other formation, deposition, or growth process step described or recited here, each layer or substance can be formed using any appropriate process as discussed earlier.
[0026] The solar cell 200 can be further processed by partially removing first oxide layer 210, the doped polysilicon layer 250 and dielectric layer 206 to reveal an exposed region of silicon substrate 220 in an interdigitated pattern using conventional masking and etching processes. In the case of using conventional masking and etching processes, an ablation process can be used. If an ablation process is used, the first oxide layer 210 can be left partially intact over the doped polysilicon layer 250 as illustrated in FIG. 14. In another embodiment, a screen print or ink jet printing technique coupled with a etching process can be used. In such an embodiment, the first oxide layer 210 can be etched away from the doped polysilicon layer 250.
[0027] With reference to FIG. 15, the exposed silicon substrate 220 and an exposed region on the front side of the solar cell 200 can be simultaneously etched to form a first texturized silicon surface 230 and second texturized silicon surface 232 for increased solar radiation collection.
[0028] With reference to FIG. 16, the solar cell 200 can be heated 240 to a temperature greater than 900 degrees Celsius while forming a second oxide layer 212 on back side and a third oxide layer 214 on the front side of the solar cell 200. In another embodiment, both the oxide layers 212, 214 can comprise of high quality oxide as discussed earlier.
[0029] With reference to FIG. 17, the first wide band gap doped semiconductor layer 260 can be simultaneously deposited on the back side and front side of the solar cell. The first wide band gap doped semiconductor layer 260 can be partially conductive having a resistivity greater than 10 ohm-cm. The first wide band gap doped semiconductor layer 260 also can have a band gap greater than 1.05 eV. Additionally, the first wide band gap semiconductor layer can act as a heterojunction in areas of the back side of the solar cell cover the first texturized silicon region 230 and the second oxide layer 212.
[0030] The first wide band gap doped semiconductor layer 260 can be 10% to 30% thicker than the second wide band gap doped semiconductor layer 262. In other embodiments, the thickness can vary below 10% or greater than 30% without deviating from the techniques described herein. Both the wide band gap doped semiconductor layers 260, 262 can be positively-doped semiconductor, although in other embodiments with different substrate and polysilicon doped polarities, negatively-doped wide band gap semiconductor layers can also be used. Subsequently an anti-reflective coating (ARC) 270 can be deposited over the second wide band gap doped semiconductor 262. In one embodiment, the anti-reflective coating 270 can be comprised of silicon nitride. In some embodiments, the ARC can be deposited over the first wide band gap doped semiconductor layer 260 as well.
[0031] With reference to FIG. 18, the first wide band gap doped semiconductor layer 260 and second oxide layer 212 can be partially removed over the doped polysilicon layer 250 to form a series of contact openings similar to, and with a formative technique similar to, those described above with reference to FIG 10-12. Subsequently, a first metal gridline 290 can be formed on the back side of the solar cell 200 wherein the first metal gridline 290 can be electrically coupled to the doped polysilicon 250 within the contact openings. A second metal gridline 292 can be formed on the back side of the solar cell 200, the second metal gridline 292 being electrically coupled to the first texturized silicon region or N-type emitter region 230. In one embodiment, both the first and second metal gridlines can be formed simultaneously. Additional contact can then be made to the first and second metal gridlines 290, 292 by other components of an energy system incorporating solar cell 200.
[0032] While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or embodiments described herein are not intended to limit the scope, applicability, or configuration of the claimed subject matter in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the described embodiment or embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope defined by the claims, which includes known equivalents and foreseeable equivalents at the time of filing this patent application.

Claims

CLAIMS What is claimed is:
1. A method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising:
providing a silicon substrate having a thin dielectric layer on the back side, and a deposited silicon layer over the thin dielectric layer;
forming a layer of doping material over the deposited silicon layer;
forming an oxide layer over the layer of doping material;
partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern;
growing an oxide layer while simultaneously raising the temperature to drive the dopants from the layer of doping material into the deposited silicon layer;
doping the deposited silicon layer with dopants from the layer of doping material to form a crystallized doped polysilicon layer;
depositing a wide band gap doped semiconductor and an anti-reflective coating on the back side of the solar cell; and
depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
2. The method of Claim 1, wherein providing the silicon substrate comprises providing a silicon substrate with N type bulk silicon.
3. The method of Claim 1, wherein providing the silicon substrate comprises providing a silicon substrate with P type bulk silicon.
4. The method of Claim 1 wherein forming a layer of doping material over the deposited silicon layer comprises forming a layer of positive-type doping material over the deposited silicon layer.
5. The method of Claim 1 wherein forming a layer of doping material over the deposited silicon layer comprises forming a layer of negative-type doping material over the deposited silicon layer.
6. The method of Claim 1, wherein depositing a wide band gap doped semiconductor comprises depositing a wide band gap doped amorphous silicon.
7. The method of Claim 1, wherein depositing a wide band gap doped semiconductor comprises depositing a semiconductor with a band gap greater than 1.05 electron- Volts.
8. The method of Claim 1, wherein partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern comprises using an etching process to remove the oxide layer, the layer of doping material and the deposited silicon layer.
9. The method of Claim 1, wherein partially removing the oxide layer, the layer of doping material and the deposited silicon layer in an interdigitated pattern comprises using an ablation process to remove the oxide layer, the layer of doping material and the deposited silicon layer.
10. The method of Claim 1, wherein the depositing an anti reflective coating on the front side of the solar cell comprises depositing silicon nitride.
11. A method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising:
providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer;
forming an oxide layer over the doped silicon layer;
partially removing the oxide layer and doped silicon layer in an interdigitated pattern;
etching the exposed silicon substrate to form a texturized silicon region;
growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the doped silicon layer is crystallized to form a doped polysilicon layer;
simultaneously depositing a wide band gap doped amorphous silicon and an anti-reflective coating over the front side and back side of the solar cell;
partially removing the anti-reflective coating, wide band gap doped amorphous silicon and oxide layer to form a series of contact openings; and
simultaneously forming a first metal grid being electrically coupled to the doped polysilicon and a second metal grid being electrically coupled to a portion of the interdigitated pattern on the back side of the solar cell.
12. The method of Claim 11, wherein the doped polysilicon layer comprises a layer of negatively doped polysilicon.
13. The method of Claim 11, wherein the doped polysilicon layer comprises a layer of positively doped polysilicon.
14. The method of Claim 11, wherein depositing an anti-reflective coating over the front side and back side of the solar cell comprises depositing silicon nitride on the back and front side of the solar cell.
15. A method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising:
providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer;
forming an oxide layer over the doped silicon layer;
partially removing the oxide layer and doped silicon layer in an interdigitated pattern;
etching the exposed silicon substrate to form a texturized silicon region;
growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer;
depositing a wide band gap doped amorphous silicon and an anti-reflective coating on the back side of the solar cell; and
depositing a wide band gap doped amorphous silicon and anti-reflective coating on the front side of the solar cell.
16. The method of Claim 15, wherein the doped polysilicon layer comprises phosphorous.
17. The method of Claim 15, wherein the doped polysilicon layer comprises Boron.
18. A method for manufacturing a solar cell comprising a silicon substrate, the silicon substrate having a front side configured to face the sun during normal operation and a back side opposite the front side, and the method comprising:
providing a silicon substrate having a thin dielectric layer on the back side, and a doped silicon layer over the thin dielectric layer;
forming an oxide layer over the doped silicon layer;
partially removing the oxide layer and doped silicon layer in an interdigitated pattern;
growing a silicon oxide layer over the back side of the solar cell by heating the silicon substrate in an oxygenated environment, wherein the silicon layer is crystallized to form a doped polysilicon layer;
depositing a wide band gap doped semiconductor on the back side of the solar cell; and
depositing a wide band gap doped semiconductor and anti-reflective coating on the front side of the solar cell.
19. The method of Claim 18, wherein providing the silicon substrate comprises providing a silicon substrate with N type bulk silicon.
20. The method of Claim 18, wherein providing the silicon substrate comprises providing a silicon substrate with P type bulk silicon.
PCT/US2012/070709 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell WO2013096500A1 (en)

Priority Applications (10)

Application Number Priority Date Filing Date Title
KR1020147019770A KR101991791B1 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell
JP2014548850A JP6208682B2 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact battery
KR1020197017298A KR102101408B1 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell
DE112012005381.8T DE112012005381T5 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction backside contact cell
CN201280063686.8A CN104011881B (en) 2011-12-21 2012-12-19 Mixed type polysilicon hetero-junctions back of the body contact battery
KR1020207010360A KR102223562B1 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell
AU2012358982A AU2012358982B2 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell
AU2015210421A AU2015210421B9 (en) 2011-12-21 2015-08-07 Hybrid polysilicon heterojunction back contact cell
AU2017221854A AU2017221854A1 (en) 2011-12-21 2017-09-01 Hybrid polysilicon heterojunction back contact cell
AU2020200717A AU2020200717A1 (en) 2011-12-21 2020-01-31 Hybrid polysilicon heterojunction back contact cell

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US13/333,908 2011-12-21
US13/333,904 2011-12-21
US13/333,904 US8597970B2 (en) 2011-12-21 2011-12-21 Hybrid polysilicon heterojunction back contact cell
US13/333,908 US8679889B2 (en) 2011-12-21 2011-12-21 Hybrid polysilicon heterojunction back contact cell

Publications (1)

Publication Number Publication Date
WO2013096500A1 true WO2013096500A1 (en) 2013-06-27

Family

ID=48669465

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2012/070709 WO2013096500A1 (en) 2011-12-21 2012-12-19 Hybrid polysilicon heterojunction back contact cell

Country Status (7)

Country Link
JP (4) JP6208682B2 (en)
KR (3) KR102101408B1 (en)
CN (2) CN106252457B (en)
AU (4) AU2012358982B2 (en)
DE (1) DE112012005381T5 (en)
TW (2) TWI559563B (en)
WO (1) WO2013096500A1 (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103594541A (en) * 2013-10-12 2014-02-19 南昌大学 Polycrystalline silicon/monocrystalline silicon heterojunction structure applied to solar cell and preparation method thereof
WO2015122242A1 (en) * 2014-02-13 2015-08-20 シャープ株式会社 Back-junction photoelectric conversion element and solar photovoltaic power generation system
WO2016154073A1 (en) * 2015-03-23 2016-09-29 Sunpower Corporation Deposition approaches for emitter layers of solar cells
WO2016160433A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
WO2016160535A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Passivation layer for solar cells
WO2016160378A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Solar cell emitter region fabrication with differentiated p-type and n-type architectures and incorporating a multi-purpose passivation and contact layer
WO2016203013A1 (en) * 2015-06-19 2016-12-22 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for producing a heterojunction photovoltaic cell
WO2017173385A1 (en) * 2016-04-01 2017-10-05 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
CN108695407A (en) * 2017-03-31 2018-10-23 波音公司 The device for handling the inconsistent method in solar battery apparatus and being consequently formed
WO2019059765A1 (en) 2017-09-22 2019-03-28 Nederlandse Organisatie Voor Toegepast-Natuurwetenschappelijk Onderzoek Tno Interdigitated back-contacted solar cell with p-type conductivity
JP2019110309A (en) * 2013-12-20 2019-07-04 サンパワー コーポレイション Structure of solar battery emitter region having differentiated p-type and n-type region structures
US10804415B2 (en) 2014-09-19 2020-10-13 Sunpower Corporation Solar cell emitter region fabrication with differentiated p-type and n-type architectures and incorporating dotted diffusion
CN114744056A (en) * 2022-04-01 2022-07-12 西安隆基乐叶光伏科技有限公司 Solar cell and processing method thereof
EP4113629A1 (en) * 2021-06-30 2023-01-04 Jinko Green Energy (Shanghai) Management Co., Ltd. Solar cell and solar cell module
CN117673207A (en) * 2024-02-01 2024-03-08 通威太阳能(眉山)有限公司 Preparation method of solar cell, solar cell and photovoltaic module
US12279463B2 (en) 2021-06-30 2025-04-15 Jinko Green Energy (shanghai) Management Co., Ltd. Solar cell and solar cell module

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9054255B2 (en) 2012-03-23 2015-06-09 Sunpower Corporation Solar cell having an emitter region with wide bandgap semiconductor material
US9520507B2 (en) * 2014-12-22 2016-12-13 Sunpower Corporation Solar cells with improved lifetime, passivation and/or efficiency
US10505064B2 (en) * 2015-09-14 2019-12-10 Sharp Kabushiki Kaisha Photovoltaic device
CN107611183B (en) * 2016-06-30 2020-06-19 比亚迪股份有限公司 Cell, cell matrix, solar cell and cell preparation method
CN109308470B (en) * 2018-09-28 2021-01-01 武汉华星光电技术有限公司 Fingerprint sensing device and manufacturing method thereof
CN111834470A (en) * 2019-03-26 2020-10-27 福建金石能源有限公司 A back-contact heterojunction cell with cross-mesh electrical contacts and a method for manufacturing the same
ES2901323T3 (en) 2019-07-26 2022-03-22 Meyer Burger Germany Gmbh Photovoltaic device and method for manufacturing the same
CN113284794B (en) * 2021-02-25 2023-03-24 宁夏隆基乐叶科技有限公司 Doping method of silicon substrate, solar cell and manufacturing method of solar cell
CN114823973A (en) * 2022-04-20 2022-07-29 通威太阳能(眉山)有限公司 P-type back contact solar cell and preparation method thereof
CN114792743B (en) * 2022-05-05 2024-07-05 通威太阳能（成都）有限公司 Solar cell, preparation method thereof and photovoltaic system
CN115312633B (en) * 2022-10-11 2023-02-17 金阳(泉州)新能源科技有限公司 Mask-layer-free combined passivation back contact battery and preparation method thereof
CN116093176B (en) * 2023-03-31 2023-06-23 福建金石能源有限公司 A kind of back contact battery with isolation groove specially arranged and preparation method thereof
CN117810310B (en) * 2024-02-29 2024-06-07 浙江晶科能源有限公司 Solar cell preparation method, solar cell and photovoltaic module

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060255340A1 (en) * 2005-05-12 2006-11-16 Venkatesan Manivannan Surface passivated photovoltaic devices
WO2009094578A2 (en) * 2008-01-24 2009-07-30 Applied Materials, Inc. Improved hit solar cell structure
US20090301557A1 (en) * 2005-03-16 2009-12-10 Interuniversitair Microelektronica Centrum (Imec) Vzw Method for producing photovoltaic cells and photovoltaic cells obtained by such method
US20110180128A1 (en) * 2010-12-21 2011-07-28 Suntae Hwang Thin film solar cell
US20110299167A1 (en) * 2010-06-07 2011-12-08 General Atomics Reflective coating, pigment, colored composition, and process of producing a reflective pigment

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4152824A (en) * 1977-12-30 1979-05-08 Mobil Tyco Solar Energy Corporation Manufacture of solar cells
US5057439A (en) * 1990-02-12 1991-10-15 Electric Power Research Institute Method of fabricating polysilicon emitters for solar cells
US7119271B2 (en) * 2001-10-12 2006-10-10 The Boeing Company Wide-bandgap, lattice-mismatched window layer for a solar conversion device
JP4511146B2 (en) * 2003-09-26 2010-07-28 三洋電機株式会社 Photovoltaic element and manufacturing method thereof
US7468485B1 (en) * 2005-08-11 2008-12-23 Sunpower Corporation Back side contact solar cell with doped polysilicon regions
US20070169808A1 (en) * 2006-01-26 2007-07-26 Kherani Nazir P Solar cell
US7737357B2 (en) * 2006-05-04 2010-06-15 Sunpower Corporation Solar cell having doped semiconductor heterojunction contacts
US8008575B2 (en) * 2006-07-24 2011-08-30 Sunpower Corporation Solar cell with reduced base diffusion area
US20110000532A1 (en) 2008-01-30 2011-01-06 Kyocera Corporation Solar Cell Device and Method of Manufacturing Solar Cell Device
KR101155343B1 (en) * 2008-02-25 2012-06-11 엘지전자 주식회사 Fabrication method of back contact solar cell
US20090314341A1 (en) 2008-04-09 2009-12-24 Borden Peter G Simplified back contact for polysilicon emitter solar cells
US7851698B2 (en) 2008-06-12 2010-12-14 Sunpower Corporation Trench process and structure for backside contact solar cells with polysilicon doped regions
US8242354B2 (en) 2008-12-04 2012-08-14 Sunpower Corporation Backside contact solar cell with formed polysilicon doped regions
CN101777603B (en) * 2009-01-08 2012-03-07 北京北方微电子基地设备工艺研究中心有限责任公司 Method for manufacturing back contact solar energy batteries
KR101142861B1 (en) * 2009-02-04 2012-05-08 엘지전자 주식회사 Solar cell and manufacturing method of the same
JP5461028B2 (en) * 2009-02-26 2014-04-02 三洋電機株式会社 Solar cell
WO2010104098A1 (en) * 2009-03-10 2010-09-16 三洋電機株式会社 Process for producing solar battery, and solar battery
KR101521326B1 (en) * 2009-03-30 2015-05-18 산요덴키가부시키가이샤 Solar cell
DE102009024598A1 (en) * 2009-06-10 2011-01-05 Institut Für Solarenergieforschung Gmbh Solar cell with contact structure with low recombination losses as well as production process for such solar cells
KR101141219B1 (en) * 2010-05-11 2012-05-04 엘지전자 주식회사 Solar cell and method for manufacturing the same
CN102044579B (en) 2009-09-07 2013-12-18 Lg电子株式会社 Solar cell
KR101146736B1 (en) * 2009-09-14 2012-05-17 엘지전자 주식회사 Solar cell
US8465909B2 (en) * 2009-11-04 2013-06-18 Varian Semiconductor Equipment Associates, Inc. Self-aligned masking for solar cell manufacture
US20110132444A1 (en) * 2010-01-08 2011-06-09 Meier Daniel L Solar cell including sputtered reflective layer and method of manufacture thereof
JP5627243B2 (en) * 2010-01-28 2014-11-19 三洋電機株式会社 Solar cell and method for manufacturing solar cell
KR20120068226A (en) * 2010-12-17 2012-06-27 엘지전자 주식회사 Method for manufacturing solar cell
KR101773837B1 (en) * 2011-01-21 2017-09-01 엘지전자 주식회사 Solar cell and the method of manufacturing the same
CN102185030B (en) 2011-04-13 2013-08-21 山东力诺太阳能电力股份有限公司 Preparation method of back contact HIT solar battery based on N-type silicon wafer
CN102437243B (en) * 2011-12-08 2013-11-20 常州天合光能有限公司 Heterojunction with intrinsic thin layer (HIT) solar cell structure with heterogeneous floating junction back passivation, and preparation process thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090301557A1 (en) * 2005-03-16 2009-12-10 Interuniversitair Microelektronica Centrum (Imec) Vzw Method for producing photovoltaic cells and photovoltaic cells obtained by such method
US20060255340A1 (en) * 2005-05-12 2006-11-16 Venkatesan Manivannan Surface passivated photovoltaic devices
WO2009094578A2 (en) * 2008-01-24 2009-07-30 Applied Materials, Inc. Improved hit solar cell structure
US20110299167A1 (en) * 2010-06-07 2011-12-08 General Atomics Reflective coating, pigment, colored composition, and process of producing a reflective pigment
US20110180128A1 (en) * 2010-12-21 2011-07-28 Suntae Hwang Thin film solar cell

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103594541B (en) * 2013-10-12 2017-01-04 南昌大学 Polycrystalline silicon/monocrystalline silicon heterojunction structure for solaode and preparation method thereof
CN103594541A (en) * 2013-10-12 2014-02-19 南昌大学 Polycrystalline silicon/monocrystalline silicon heterojunction structure applied to solar cell and preparation method thereof
JP2019110309A (en) * 2013-12-20 2019-07-04 サンパワー コーポレイション Structure of solar battery emitter region having differentiated p-type and n-type region structures
US11502208B2 (en) 2013-12-20 2022-11-15 Sunpower Corporation Solar cell emitter region fabrication with differentiated P-type and N-type region architectures
WO2015122242A1 (en) * 2014-02-13 2015-08-20 シャープ株式会社 Back-junction photoelectric conversion element and solar photovoltaic power generation system
US10804415B2 (en) 2014-09-19 2020-10-13 Sunpower Corporation Solar cell emitter region fabrication with differentiated p-type and n-type architectures and incorporating dotted diffusion
US11581443B2 (en) 2014-09-19 2023-02-14 Sunpower Corporation Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating dotted diffusion
US12142700B2 (en) 2014-09-19 2024-11-12 Maxeon Solar Pte. Ltd. Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating dotted diffusion
CN107408600A (en) * 2015-03-23 2017-11-28 太阳能公司 Deposition method for emitter layer of a solar cell
US9997652B2 (en) 2015-03-23 2018-06-12 Sunpower Corporation Deposition approaches for emitter layers of solar cells
WO2016154073A1 (en) * 2015-03-23 2016-09-29 Sunpower Corporation Deposition approaches for emitter layers of solar cells
US10840395B2 (en) 2015-03-23 2020-11-17 Sunpower Corporation Deposition approaches for emitter layers of solar cells
CN107408600B (en) * 2015-03-23 2021-04-02 太阳能公司 Method for depositing emitter layers for solar cells
US12176445B2 (en) 2015-03-27 2024-12-24 Maxeon Solar Pte. Ltd. Metallization of solar cells with differentiated p-type and n-type region architectures
WO2016160378A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Solar cell emitter region fabrication with differentiated p-type and n-type architectures and incorporating a multi-purpose passivation and contact layer
US12074232B2 (en) 2015-03-27 2024-08-27 Maxeon Solar Pte. Ltd. Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating a multi-purpose passivation and contact layer
WO2016160535A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Passivation layer for solar cells
WO2016160433A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
US11355657B2 (en) 2015-03-27 2022-06-07 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
FR3037721A1 (en) * 2015-06-19 2016-12-23 Commissariat Energie Atomique PROCESS FOR PRODUCING A PHOTOVOLTAIC CELL WITH HETEROJUNCTION AND PHOTOVOLTAIC CELL THUS OBTAINED
WO2016203013A1 (en) * 2015-06-19 2016-12-22 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for producing a heterojunction photovoltaic cell
WO2017173385A1 (en) * 2016-04-01 2017-10-05 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
US10224442B2 (en) 2016-04-01 2019-03-05 Sunpower Corporation Metallization of solar cells with differentiated P-type and N-type region architectures
US11437530B2 (en) 2016-04-01 2022-09-06 Sunpower Corporation Metallization of solar cells with differentiated p-type and n-type region architectures
US11742442B2 (en) 2017-03-31 2023-08-29 The Boeing Company Method of processing inconsistencies in solar cell devices and devices formed thereby
CN108695407A (en) * 2017-03-31 2018-10-23 波音公司 The device for handling the inconsistent method in solar battery apparatus and being consequently formed
CN108695407B (en) * 2017-03-31 2023-04-25 波音公司 Method of handling inconsistencies in solar cell devices and devices formed thereby
US12119418B2 (en) 2017-03-31 2024-10-15 The Boeing Company Method of processing inconsistencies in solar cell devices and devices formed thereby
EP3685445A1 (en) * 2017-09-22 2020-07-29 Nederlandse Organisatie voor toegepast- natuurwetenschappelijk Onderzoek TNO Interdigitated back-contacted solar cell with p-type conductivity
WO2019059765A1 (en) 2017-09-22 2019-03-28 Nederlandse Organisatie Voor Toegepast-Natuurwetenschappelijk Onderzoek Tno Interdigitated back-contacted solar cell with p-type conductivity
US11728446B2 (en) 2021-06-30 2023-08-15 Jinko Green Energy (shanghai) Management Co., Ltd. Solar cell and solar cell module
EP4113629A1 (en) * 2021-06-30 2023-01-04 Jinko Green Energy (Shanghai) Management Co., Ltd. Solar cell and solar cell module
US12279463B2 (en) 2021-06-30 2025-04-15 Jinko Green Energy (shanghai) Management Co., Ltd. Solar cell and solar cell module
CN114744056A (en) * 2022-04-01 2022-07-12 西安隆基乐叶光伏科技有限公司 Solar cell and processing method thereof
CN117673207A (en) * 2024-02-01 2024-03-08 通威太阳能(眉山)有限公司 Preparation method of solar cell, solar cell and photovoltaic module
CN117673207B (en) * 2024-02-01 2024-05-14 通威太阳能(眉山)有限公司 A method for preparing a solar cell, a solar cell and a photovoltaic module

Also Published As

Publication number Publication date
TWI559563B (en) 2016-11-21
CN104011881A (en) 2014-08-27
DE112012005381T5 (en) 2014-09-04
JP2019024107A (en) 2019-02-14
KR102101408B1 (en) 2020-04-17
CN106252457A (en) 2016-12-21
CN106252457B (en) 2018-10-12
KR20200039850A (en) 2020-04-16
TWI685984B (en) 2020-02-21
TW201707224A (en) 2017-02-16
JP2020129689A (en) 2020-08-27
JP6208682B2 (en) 2017-10-04
KR20140106701A (en) 2014-09-03
KR20190073594A (en) 2019-06-26
CN104011881B (en) 2016-05-04
AU2020200717A1 (en) 2020-02-20
KR101991791B1 (en) 2019-06-21
JP6411604B2 (en) 2018-10-24
KR102223562B1 (en) 2021-03-04
JP2017228796A (en) 2017-12-28
AU2015210421B2 (en) 2017-06-01
AU2017221854A1 (en) 2017-09-21
AU2015210421A1 (en) 2015-09-03
JP7120514B2 (en) 2022-08-17
AU2015210421B9 (en) 2017-11-09
AU2012358982A1 (en) 2014-07-03
JP2015505167A (en) 2015-02-16
JP6701295B2 (en) 2020-05-27
TW201344931A (en) 2013-11-01
AU2012358982B2 (en) 2015-05-07

Similar Documents

Publication Publication Date Title
US11637213B2 (en) Hybrid polysilicon heterojunction back contact cell
AU2015210421B9 (en) Hybrid polysilicon heterojunction back contact cell
US8679889B2 (en) Hybrid polysilicon heterojunction back contact cell
EP2828897B1 (en) Solar cell having an emitter region with wide bandgap semiconductor material

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201280063686.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12859254

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2014548850

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 112012005381

Country of ref document: DE

Ref document number: 1120120053818

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 2012358982

Country of ref document: AU

Date of ref document: 20121219

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20147019770

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 12859254

Country of ref document: EP

Kind code of ref document: A1