WO2001013426A1 - Method of producing copper features on semiconductor wafers - Google Patents
Method of producing copper features on semiconductor wafers Download PDFInfo
- Publication number
- WO2001013426A1 WO2001013426A1 PCT/IB2000/001115 IB0001115W WO0113426A1 WO 2001013426 A1 WO2001013426 A1 WO 2001013426A1 IB 0001115 W IB0001115 W IB 0001115W WO 0113426 A1 WO0113426 A1 WO 0113426A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- copper
- depositing
- substrate
- depressions
- carried out
- Prior art date
Links
- 239000010949 copper Substances 0.000 title claims abstract description 99
- 229910052802 copper Inorganic materials 0.000 title claims abstract description 89
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 title claims abstract description 88
- 238000000034 method Methods 0.000 title claims description 38
- 239000004065 semiconductor Substances 0.000 title claims description 16
- 235000012431 wafers Nutrition 0.000 title description 27
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 239000000463 material Substances 0.000 claims abstract description 38
- 150000001875 compounds Chemical class 0.000 claims abstract description 5
- 238000000151 deposition Methods 0.000 claims description 44
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 claims description 40
- 239000005751 Copper oxide Substances 0.000 claims description 36
- 229910000431 copper oxide Inorganic materials 0.000 claims description 36
- 230000003647 oxidation Effects 0.000 claims description 18
- 238000007254 oxidation reaction Methods 0.000 claims description 18
- 230000009467 reduction Effects 0.000 claims description 18
- 230000008021 deposition Effects 0.000 claims description 14
- 238000012545 processing Methods 0.000 claims description 11
- 238000004070 electrodeposition Methods 0.000 claims description 10
- 238000010438 heat treatment Methods 0.000 claims description 9
- 239000007788 liquid Substances 0.000 claims description 9
- 238000005229 chemical vapour deposition Methods 0.000 claims description 8
- 238000005240 physical vapour deposition Methods 0.000 claims description 7
- -1 copper organic compound Chemical class 0.000 claims description 4
- 150000002500 ions Chemical class 0.000 claims description 4
- 238000004544 sputter deposition Methods 0.000 claims description 4
- AOPSBLDLHFNEAG-UHFFFAOYSA-N copper;2-methoxyethanolate Chemical compound [Cu+2].COCC[O-].COCC[O-] AOPSBLDLHFNEAG-UHFFFAOYSA-N 0.000 claims description 3
- 239000005749 Copper compound Substances 0.000 claims 8
- 150000001880 copper compounds Chemical class 0.000 claims 8
- 230000001590 oxidative effect Effects 0.000 claims 4
- OBETXYAYXDNJHR-UHFFFAOYSA-N 2-Ethylhexanoic acid Chemical compound CCCCC(CC)C(O)=O OBETXYAYXDNJHR-UHFFFAOYSA-N 0.000 claims 2
- SHZIWNPUGXLXDT-UHFFFAOYSA-N caproic acid ethyl ester Natural products CCCCCC(=O)OCC SHZIWNPUGXLXDT-UHFFFAOYSA-N 0.000 claims 2
- 239000007921 spray Substances 0.000 claims 2
- 238000007740 vapor deposition Methods 0.000 claims 2
- 235000008733 Citrus aurantifolia Nutrition 0.000 claims 1
- 240000006909 Tilia x europaea Species 0.000 claims 1
- 235000011941 Tilia x europaea Nutrition 0.000 claims 1
- 239000004571 lime Substances 0.000 claims 1
- 230000007547 defect Effects 0.000 abstract description 5
- 229910052751 metal Inorganic materials 0.000 description 19
- 239000002184 metal Substances 0.000 description 19
- 238000006722 reduction reaction Methods 0.000 description 17
- 239000010408 film Substances 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 239000011248 coating agent Substances 0.000 description 6
- 238000000576 coating method Methods 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- 239000012212 insulator Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- YXFVVABEGXRONW-UHFFFAOYSA-N Toluene Chemical compound CC1=CC=CC=C1 YXFVVABEGXRONW-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 2
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 238000001878 scanning electron micrograph Methods 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- XNWFRZJHXBZDAG-UHFFFAOYSA-N 2-METHOXYETHANOL Chemical compound COCCO XNWFRZJHXBZDAG-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 239000013068 control sample Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007787 electrohydrodynamic spraying Methods 0.000 description 1
- 239000012776 electronic material Substances 0.000 description 1
- 238000001962 electrophoresis Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000000869 ion-assisted deposition Methods 0.000 description 1
- 239000006193 liquid solution Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000005295 random walk Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76888—By rendering at least a portion of the conductor non conductive, e.g. oxidation
Definitions
- the field of the invention is the field of producing features formed of copper in grooves and holes in a surface of a substrate.
- the invention is of particular use in the field of semiconductor processing and the providing of copper lines and vias on a semiconductor substrate.
- the main stream of semiconductor processing has heretofore been concerned with silicon processing where devices of p and n type doped silicon are interconnected in large numbers by conducting wires. These wires have typically been made from duminum with slight admixtures of silicon or other material to inhibit electromigration of the metaL Unfortiinately, the conductivity of aluminum is too small to provide the low resistance needed for increasingly narrow lines. Recently, copper has been used to great advantage, since research has led the way to providing barrier layers which keep copper from contaminating the silicon. However, the -well known problems of filling narrow, deep trenches and holes with a metal still have problems in providing material lacking in voids and defects which raise the resistance and lower the stability of the conducting lines.
- Fig. 1 shows a sketch of a typical cross sectional view of a construction of a substrate 10, which may here be a semiconductor such as silicon, gallium arsenide, or gallium nitride or other electronic material, or may be a finished layer of insulator or metal or insulator with buried metal wires or vias.
- a layer 12 is shown as an example laid on top of layer 10, where layer 12 may be a wire stretching across the substrate.
- An insulator 14 such as silicon dioxide or any other insulator known in the art of semiconductor processing is shown formed on layer 12, and msulator 14 has been etched to form trenches 16 at intervals in the top of layer 14.
- a plug 18 is shown schematically to show an electrically conducting connection between layer 12 and following layers of metal to be built up in further steps.
- Fig.2 shows schematically the results of filling the trenches 16 of fig. 1 with metal 20.
- Layers of different materials such as tantalum and titanium nitride which are used as diffusion barriers to prevent material 20 from diffusing through material 14 and adversely affecting semiconductor material placed below material 14 are not shown in fig.2.
- Voids 22 which often form due to the failure of metal 20 to completely fill the trenches 16 are shown schematically.
- Prior art techniques may rapidly melt the metal 20 using pulsed lasers, which have the effect of filling in the trenches 16 and causing the voids 22 to disappear.
- the cost and complexity of such systems and the difficulty of adjusting the energy fluence from the lasers make such schemes unpractical in production.
- Reactors based on the RTP r ⁇ eiple often have the entire cross section of one end of the reactor chamber open during the wafer handling process. This construction has been established because the various wafer holders, guard rings, and gas distribution plates, which have significantly greater dimensions and may be thicker than the wafers, must also be introduced into the chamber and must be easily and quickly changed when the process is changed or when different wafer sizes, for example, are used. The reaction chamber dimensions are designed with these ancillary pieces in mind.
- US Patent 5,580,830 teaches the mrportance of the gas flow and the use of an aperture in the door to regulate gas flow and control impurities in the process chamber.
- the wafer to be heated in a conventional RTP system typically rests on a plurality of quartz pins which hold the wafer accurately parallel to the reflector walls of tie system.
- Prior art systems have rested the wafer on an instrumented susceptor, • typically a uniform silicon wafer.
- Copending patent application 08 537,409 teaches tiie importance of susceptor plates separated from the wafer.
- a method of raising the emissivity of a lightly doped, relatively low temperature wafer by locally heating the wafer with a pulse of light is disclosed in copending application 08/632,364.
- a method of producing silicon oxynitride films is disclosed in application 09/212,495, by Kwong et al, filed on 12/15/98.
- a cooled showerhead for RTP applications is disclosed in application number 09245,139 by Walk et al filed 02/04/99.
- a conducting metal or metal containing compound is deposited in holes or trenches in a substrate, and the metal or metal containing compound is oxidized and then reduced.
- the metal is most preferably copper.
- Fig. 1 shows a sketch of a prior art trenched substrate.
- Fig.2 shows the prior art results of filling the trenches of fig. 1 with metaL
- Fig.3 shows the metal of fig.2 oxidized to form metal oxide material.
- Fig.4 shows the metal oxide material of fig.3 reduced to form metal.
- Fig.5 shows the results of a first step of an alternative preferred embodiment of the invention.
- Fig.6 shows the results of the second step after fig.5.
- Fig.7 shows the results of the third step after fig.6.
- Fig.8 shows the results of the fourth step after fig.7.
- Fig.9 shows the results of the fifth step after fig.8.
- Fig. 10 shows a system for carrying out the method of the invention.
- Fig. 11 shows an SEM micrograph of a control sample of a specimen.
- Fig. 12 shows the -results of the oxidation of the material of fig. 11.
- Fig. 13 show results of reducing a dry oxide film.
- Fig. 14 show results of reducing a wet oxide film.
- the most preferred embodiment of this invention is to coat a copper thin film on a semiconductor wafer for the purpose of interconnecting integrated circuitry.
- Copper is expected to be integrated into advanced metallization schemes as a low resistance and highly reliable interconnect materiaL
- Cu is a promising material for interconnects in ULSI devices because of low bulk resistivity and high resistance to electromigration compared with Al and its alloys.
- MOCVD metal-organic chemical vapor deposition
- sputtering electroless deposition
- PVD physical vapor deposition
- ECD electroless deposition
- Fig.3 shows a step of the most preferred method of the invention , where the prior art deposited copper deposition 20 shown in fig.2 is oxidized to form copper oxide material 30. Since the density of copper oxide is 6.0 grams/cm 3 and 63 grams/cm 3 for Cu 3 0 and CuO respectively, compared with 8.96 grams/cm 3 for elemental copper, the voids 22 and defects in the copper are "squeezed out", and the trenches 16 and holes in the surface are filled by tiie expansion of the material. It is only necessary to oxidize the copper material 20 to a depth below the defects or voids 22, and not to the bottom of the trenches 16, in order to achieve good results in the subsequent copper reduction step.
- elemental copper 40 • remains as shown in fig.4, and fills the trenches 16 -without voids or gross defects.
- the copper oxide reduction is exothermic, producing 76.97 kJ/mole and 89.43 kJ/mole energy for CUjO and CuO respectively.
- the heat capacity of copper varies from 5.84 to 7.6 cal/mole °K as the te*mperature is raised from room temperature to the melting point of copper.
- a free standing film of copper oxide will thus heat up when reduced to copper in the absence of heat transfer. Such heating would anneal the copper and produce superior material for electronic operations. If heat transfer by radiation, convection, and conduction to the surrounding is taken into account, the reduction of the copper oxide material 30 to elemental copper 40 must be done sufficiently fast that the heat production rate from the reduction is greater than the heat loss rate from the resulting film.
- Fig. 5 shows an alternative preferred embodiment of the invention, where the trenches 16 are partially filled with copper or a copper containing material 50.
- the material 50 is converted to copper oxide 60 of fig.6 in an oxidation step sm ⁇ lar to that shown in fig 3.
- the copper oxide material 60 partially filling the trench is reduced to elemental copper 70 as shown in fig 7, and new copper containing material 80 is deposited on top of the copper material 50.
- Continuing cycles of deposition, oxidation, and reduction will finally fill in the trenches 16 and produce trenches filled with void free copper 90 as shown in fig.9.
- the copper containing material may be copper deposited according to any of the prior art processes, or it may be organic material containing copper, or it may be copper oxide or copper powder.
- the Cu oxidation may be carried out in wet or dry oxygen containing gas.
- the reactions are:
- Organic Cu compounds can be dissolved in certain solvents. These low viscosity liquid solutions could be very useful for the deep submicron technology.
- copper ethylhexano-isopropoxide can be dissolved in isopropanol; copper 2- methoxyethoxide ( Cu ⁇ CH j C ⁇ OCH ⁇ ) can be dissolved in 2-methoxyethanoL and coprjer(I[) 2-erthyIhexanoate can be dissolved in toluene.
- the low viscosity material may be sprayed, dipped, or spun on to the substrate surface and will fill the trenches and holes. The oxidation and reduction reactions for these material are:
- FIG. 10 shows a system for carrying out the method of the invention.
- a copper coating apparatus 100 is used to coat a substrate with a layer of copper containing substance.
- Such an apparatus is any one or a combination of systems such as metal-organic chemical vapor deposition (MOCVD), sputtering, electroless deposition, electochemical deposition (ECD) , ion assisted copper deposition for depositing elemental copper on the substrate.
- Apparatus for applying a copper containing substance in liquid form include but are not limited to jet spraying, electrophoresis, spraying, electrospraying, dipping, spin coating, static electric charged droplet coating, etc.
- Apparatus for dry coating include but are not limited to apparatus for dry powder coating, electrostatic dry powder application apparatus, etc.
- the substrates are transferred between apparatus 100 and an oxidation/ eduction apparatus 104 by a wafer handling system 102. Wafers are loaded and unloaded to and from the wafer handling system 102 as denoted by the arrow 107.
- a cassette containing 25 wafers is loaded into system 102, and a mechanical arm removes the wafers one at a time and introduces them into system 100.
- the wafer has been coated with the copper containing material, it is removed by system 102 as shown by arrow 105 and transferred as shown by arrow 106 to the system 104 for an oxidation step followed by a reduction step.
- tiie wafer is removed from system 104 by system 102 as shown by arrow 106.
- the wafer may be reinserted back into system 100 for further coating of the copper containing material, or may be loaded back into the cassette for eventual removal to the next processing step.
- the system shown in fig. 10 is necessary for repeat operations of the deposition, oxidation, and reduction embodiment of the invention.
- the oxidation and reduction operations require utmost cleanliness, and can be carried out only with difficulty in an apparatus which is used as a deposition apparatus.
- the preferred apparatus for oxidation and reduction is a rapid thermal processing (RTP) apparatus. While tube furnaces may be used to advantage for the reduction and oxidation steps, WO 01/13426 PCT/IBOO/OlllS wafers may be handled one at a time by an RTP system, which is very important for the practice of the invention if multiple coating steps are necessary.
- RTP systems may raise the temperature of the substrate at rates of up to 1000°C per second, which leads to very rapid reduction of the copper oxide film and consequent rapid heating of the resultant copper film.
- the most preferred embodiment of the invention raises the temperature of the copper oxide film by at least 50 °C per second. Less preferred embcdiments raise the temperature of the copper oxide film by 20 °C per second and by 5 °C per second.
- Fig. 11 shows an SEM micrograph of a specimen broken from a substrate (an 8 inch wafer) covered with a silicon dioxide film 110 which has been etched to give trenches 112 approximately 0.3 microns wide and 0.5 microns deep. Copper 114 has been deposited on the silicon dioxide film. A void 116 is shown in the left hand side of the trench. The specimen shown in fig. 11 was cut up to run a series of experiments.
- Fig. 12 shows the results of the oxidation of the material of fig. 11.
- the oxidation was carried out in dry oxygen at 330 ⁇ C for 60 seconds.
- Ellipsometer measurements of the film on a flat part of the wafer indicate that the entire copper film was converted to oxide, but the SEM picture of fig. 12 indicate that the oxide 120 material may not reach the bottom of the trench, and that the material 122 in the bottom of the trench may be copper. Note that there is no sign of the void 116 remaining i the copper oxide material 120, and that the material 120 is much "flatter" on top than the deposited copper metal.
- Fig. 13 and fig. 14 show results of reducing the film of fig. 12 in a step where the -reducing atmosphere was a forming gas atmosphere having only 10 % hydrogen gas.
- the temperature of 400 °C and time of 180 seconds were chosen to ensure that the copper oxide was completely reduced.
- the time for the reduction step could be significantly changed using a higher percentage of hydrogen for the reduction and experimentation as is known in the art to find the minimum time needed to reduce the oxide.
- Safety systems for high hydrogen partial pressure were, however, not available for the experiments reported.
- the specimen shown in fig. 14 was oxidized in a wet oxide process. No appreciable difference was noted in the results from wet oxidation and dry oxidation.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Chemical Vapour Deposition (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020027002079A KR20020020969A (en) | 1999-08-18 | 2000-08-11 | Method of producing copper features on semiconductor wafers |
EP00948212A EP1203406A1 (en) | 1999-08-18 | 2000-08-11 | Method of producing copper features on semiconductor wafers |
JP2001517426A JP2003507888A (en) | 1999-08-18 | 2000-08-11 | Method for producing copper features on semiconductor wafers |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US37695499A | 1999-08-18 | 1999-08-18 | |
US09/376,954 | 1999-08-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001013426A1 true WO2001013426A1 (en) | 2001-02-22 |
Family
ID=23487177
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2000/001115 WO2001013426A1 (en) | 1999-08-18 | 2000-08-11 | Method of producing copper features on semiconductor wafers |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1203406A1 (en) |
JP (1) | JP2003507888A (en) |
KR (1) | KR20020020969A (en) |
TW (1) | TW457678B (en) |
WO (1) | WO2001013426A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7777059B2 (en) | 2003-12-18 | 2010-08-17 | Basf Se | Copper(I) formate complexes |
US8357613B2 (en) | 2009-02-12 | 2013-01-22 | Samsung Electronics Co., Ltd. | Methods of fabricating semiconductor devices and semiconductor devices including a contact plug processed by rapid thermal annealing |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3727277B2 (en) | 2002-02-26 | 2005-12-14 | Necエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
TWI680535B (en) | 2016-06-14 | 2019-12-21 | 美商應用材料股份有限公司 | Oxidative volumetric expansion of metals and metal containing compounds |
TWI719262B (en) | 2016-11-03 | 2021-02-21 | 美商應用材料股份有限公司 | Deposition and treatment of films for patterning |
EP3539154A4 (en) | 2016-11-08 | 2020-06-03 | Applied Materials, Inc. | GEOMETRIC CONTROL OF DOWNHOLE PILLARS FOR PATTERN FORMATION APPLICATIONS |
US10770349B2 (en) | 2017-02-22 | 2020-09-08 | Applied Materials, Inc. | Critical dimension control for self-aligned contact patterning |
WO2018200212A1 (en) * | 2017-04-25 | 2018-11-01 | Applied Materials, Inc. | Selective deposition of tungsten for simplified process flow of tungsten oxide pillar formation |
US10840186B2 (en) | 2017-06-10 | 2020-11-17 | Applied Materials, Inc. | Methods of forming self-aligned vias and air gaps |
TWI719316B (en) * | 2017-06-12 | 2021-02-21 | 美商應用材料股份有限公司 | Seamless tungsten fill by tungsten oxidation-reduction |
TW201906035A (en) | 2017-06-24 | 2019-02-01 | 美商微材料有限責任公司 | Method of producing fully self-aligned vias and contacts |
WO2019046399A1 (en) | 2017-08-31 | 2019-03-07 | Micromaterials Llc | Methods of producing self-aligned vias |
WO2019046402A1 (en) | 2017-08-31 | 2019-03-07 | Micromaterials Llc | Methods of producing self-aligned grown via |
WO2019050735A1 (en) | 2017-09-06 | 2019-03-14 | Micromaterials Llc | Methods of producing self-aligned vias |
JP2019106538A (en) | 2017-12-07 | 2019-06-27 | マイクロマテリアルズ エルエルシー | Methods for controllable metal and barrier-liner recess |
EP3499557A1 (en) | 2017-12-15 | 2019-06-19 | Micromaterials LLC | Selectively etched self-aligned via processes |
TW201939628A (en) | 2018-03-02 | 2019-10-01 | 美商微材料有限責任公司 | Methods for removing metal oxides |
US10790191B2 (en) | 2018-05-08 | 2020-09-29 | Micromaterials Llc | Selective removal process to create high aspect ratio fully self-aligned via |
TW202011547A (en) | 2018-05-16 | 2020-03-16 | 美商微材料有限責任公司 | A method for creating a fully self-aligned via |
US10699953B2 (en) | 2018-06-08 | 2020-06-30 | Micromaterials Llc | Method for creating a fully self-aligned via |
US11164938B2 (en) | 2019-03-26 | 2021-11-02 | Micromaterials Llc | DRAM capacitor module |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5424246A (en) * | 1992-07-31 | 1995-06-13 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor metal wiring layer by reduction of metal oxide |
US5728626A (en) * | 1993-07-26 | 1998-03-17 | At&T Global Information Solutions Company | Spin-on conductor process for integrated circuits |
EP0984488A2 (en) * | 1998-08-31 | 2000-03-08 | Nec Corporation | Multilayer copper interconnect structure with copper oxide portions and manufacturing method thereof |
-
2000
- 2000-08-11 KR KR1020027002079A patent/KR20020020969A/en not_active Ceased
- 2000-08-11 EP EP00948212A patent/EP1203406A1/en not_active Withdrawn
- 2000-08-11 JP JP2001517426A patent/JP2003507888A/en active Pending
- 2000-08-11 WO PCT/IB2000/001115 patent/WO2001013426A1/en not_active Application Discontinuation
- 2000-08-17 TW TW89116673A patent/TW457678B/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5424246A (en) * | 1992-07-31 | 1995-06-13 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor metal wiring layer by reduction of metal oxide |
US5728626A (en) * | 1993-07-26 | 1998-03-17 | At&T Global Information Solutions Company | Spin-on conductor process for integrated circuits |
EP0984488A2 (en) * | 1998-08-31 | 2000-03-08 | Nec Corporation | Multilayer copper interconnect structure with copper oxide portions and manufacturing method thereof |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7777059B2 (en) | 2003-12-18 | 2010-08-17 | Basf Se | Copper(I) formate complexes |
US8357613B2 (en) | 2009-02-12 | 2013-01-22 | Samsung Electronics Co., Ltd. | Methods of fabricating semiconductor devices and semiconductor devices including a contact plug processed by rapid thermal annealing |
KR101534678B1 (en) * | 2009-02-12 | 2015-07-08 | 삼성전자주식회사 | A method of manufacturing a semiconductor device in which a tungsten contact plug is subjected to an RTA treatment in an oxygen atmosphere and a tungsten plug subjected to an RTO treatment is reduced in a hydrogen atmosphere |
Also Published As
Publication number | Publication date |
---|---|
TW457678B (en) | 2001-10-01 |
JP2003507888A (en) | 2003-02-25 |
EP1203406A1 (en) | 2002-05-08 |
KR20020020969A (en) | 2002-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001013426A1 (en) | Method of producing copper features on semiconductor wafers | |
KR100236668B1 (en) | Method for forming low resistance and low defect density tungsten contacts to silicon semiconductor wafer | |
US10879113B2 (en) | Semiconductor constructions; and methods for providing electrically conductive material within openings | |
US6218301B1 (en) | Deposition of tungsten films from W(CO)6 | |
US6605549B2 (en) | Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics | |
EP1069213A2 (en) | Optimal anneal technology for micro-voiding control and self-annealing management of electroplated copper | |
US6614119B1 (en) | Semiconductor device and method of fabricating the same | |
JP2001291682A (en) | Plasma treatment of titanium nitride film formed by chemical vapor deposition | |
US5990007A (en) | Method of manufacturing a semiconductor device | |
US6888252B2 (en) | Method of forming a conductive contact | |
US5272112A (en) | Low-temperature low-stress blanket tungsten film | |
US7592035B2 (en) | Method of coating microelectronic substrates | |
KR100200911B1 (en) | Process and apparatus for producing conductive layers or structures for circuits integrated on the very largest scale | |
US6548398B1 (en) | Production method of semiconductor device and production device therefor | |
CN112687610B (en) | Interconnect structure and method of forming the same | |
Ruhl et al. | Deposition of titanium nitride/tungsten layers for application in vertically integrated circuits technology | |
Malik | Thin film interconnect processes | |
US12278183B2 (en) | Semiconductor device with multi-carbon-concentration dielectrics | |
JPH10233444A (en) | Manufacture of semiconductor device | |
US20230369097A1 (en) | Method for fabricating semiconductor device with multi-carbon-concentration dielectrics | |
KR100237682B1 (en) | Wiring Formation Method of Semiconductor Device | |
JP3547027B2 (en) | Copper wiring manufacturing method | |
KR950000108B1 (en) | Multi-layer metal wiring method | |
JPH04291763A (en) | Semiconductor device and manufacture thereof | |
KR20000042833A (en) | Method for forming metal line of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2000948212 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027002079 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027002079 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2000948212 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000948212 Country of ref document: EP |