[go: up one dir, main page]

WO1988000751A2 - Raster-scan graphical display apparatus - Google Patents

Raster-scan graphical display apparatus Download PDF

Info

Publication number
WO1988000751A2
WO1988000751A2 PCT/GB1987/000518 GB8700518W WO8800751A2 WO 1988000751 A2 WO1988000751 A2 WO 1988000751A2 GB 8700518 W GB8700518 W GB 8700518W WO 8800751 A2 WO8800751 A2 WO 8800751A2
Authority
WO
WIPO (PCT)
Prior art keywords
display
array
vram
displays
vrams
Prior art date
Application number
PCT/GB1987/000518
Other languages
French (fr)
Other versions
WO1988000751A3 (en
Inventor
Richard James Jales
Derek John Parkyn
Original Assignee
Sigmex Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB868617579A external-priority patent/GB8617579D0/en
Application filed by Sigmex Limited filed Critical Sigmex Limited
Priority to GB8806423A priority Critical patent/GB2205470B/en
Publication of WO1988000751A2 publication Critical patent/WO1988000751A2/en
Publication of WO1988000751A3 publication Critical patent/WO1988000751A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
    • G06F3/1431—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display using a single graphics controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/34—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling
    • G09G5/346—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators for rolling or scrolling for systems having a bit-mapped display memory

Definitions

  • This invention relates to raster-scan graphical display apparatus and in particular is concerned with the organisation of the display store and the associated devices for entering and retrieving data from the data store.
  • VRAM video ram
  • the VRAM is shown as comprising a rectangular array of bit storage positions, a column address decoder, a row address decoder.
  • a recirculating parallel-in/serial-out shift register 4 and a tap select decoder 5 are connected as shown.
  • a row of such storage positions can be selected by means of the row address decoder while the column address decoder 2 enables all columns of the storage array 1 simultaneously.
  • a video ram is shown connected to the input of a digital-to-analogue converter which provides an analogue drive signal for the display.
  • raster scan graphical display apparatus for use with computer terminals and comprising a plurality of VRAM stores organised for operation as a k x m array corresponding to an array of data positions each comprising a pixel of the display to be provided and where k is the number of VRAMs in each row and m is the number of VRAMs in each column, each VRAM store being arranged for the storage of data for a plurality of corresponding data positions for a plurality of display terminals, means being provided for cyclically accessing the rows of the VRAM array so as to correspond with consecutive lines of the respective displays.
  • the array is square and corresponds to a square pixel array of each of the displays.
  • a barrel shifter may be provided to control the cyclic access of the respective display terminals to the rows of the VRAM array.
  • Fig. 1 is a schematic diagram of a conventional VRAM storage arrangment
  • Fig. 2 is a block circuit diagram of the arrangement shown in Fig. 1 providing an output for a display
  • Fig. 3 is a block circuit diagram of raster scan graphical display apparatus embodying this invention.
  • Fig. 4 is a block schematic diagram of the data storage arrangement of the raster scan graphical display apparatus shown in Fig. 3;
  • Fig. 5 is a memory bit map illustrating the operation of the apparatus shown in Fig. 4;
  • Fig. 6 is a schematic diagram and associated graphs illustrating some aspects of the operation of the apparatus shown in Fig. 4;
  • Figs. 7 to 9 are schematic diagrams and tables illustrating the operation of the apparatus shown in Fig. 3.
  • Fig. 10 is a block schematic diagram corresponding to Fig. 4 of a modified form of the data storage arrangement.
  • raster scan graphical display apparatus 10 is arranged for use between a host computer 11 and a plurality (in the present case four) of display terminals 12 to 15.
  • the apparatus 10 comprises, as is shown in Fig. 4, a 4 x 4 array of VRAMs 0,0 to 3,3. Each row of the array is associated with a respective one of recirculating parallel-in/serial-out shift registers 16 to 19 whose serial outputs are connected to respective inputs of a barrel shifter 20 having shift control means 21 whose operation will be described below.
  • the barrel shifter 20 provides serial outputs respectively corresponding to selected ones of its serial inputs to digital-to-analogue converters 22 to 25 in a cyclic sequence determined by the shift control means 21.
  • the analogue signal outputs from the digital-to-analogue converters are respectively connected to the display terminals 12 to 15.
  • the apparatus shown in Fig. 4 is arranged to provide a display data memory whose bit map is as shown in Fig. 5 from which it can be seen that the four different displays occupy respectively different areas of the bit map of the data storage array.
  • each of the display storage areas has associated with it a respective line start address XSAO, YSAO to XSA3, YSA3.
  • the line start address XSAO, YSAO corresponds to the display of the terminal 12, XSA1, YSA1 to the display of the terminal 13, XSA2, YSA2 to the display of the terminal 14 and XSA3, YSA3 to the display of the terminal 15.
  • Fig. 6 there is shown the general arrangement of a single (for the sake of simplicity) display storage area and its relationship to the line start address.
  • the graphs also show the relationship of the various periods of the operational cycle in relation to the normal line blanking and line synchronisation pulses.
  • Fig. 6 during the line blanking period, 1 is a first time interval during which conventional dynamic memory refresh cycles can be provided and 2 is the time interval during which the four respective line start addresses are supplied to the respective rows of VRAMs.
  • each row of VRAMs provides a series of pixels comprising one line of that one of the displays to which the relevant row of VRAMs is presently connected by means of the barrel shifter 20.
  • the preferred arrangement of pixel contributions to each display line by the individual VRAMs in the relevant row is similar to the "modulo 4" arrangement for the y-direction described below where the x-direction runs parallel with the columns.
  • the pixels stored in the x-direction comprise 0 modulo 4 (0,4,8,%), 1 modulo 4 (1,5,9,%), 2 modulo 4 (2,6,10,%) and 3 modulo 4 (3,7,11,7) in the respective VRAMs of the row where the integers in question represent the address in the x-direction of the display line.
  • This optimises the processing of a 4 x 4 (generally k x k, e.g.
  • Fig. 7 how the VRAM rows contribute to the consecutive lines of each display, it being understood that each VRAM row can only contribute to one line of one display during each cycle stage of the storage array corresponding to a single setting of the barrel shifter.
  • m,n,p and q are the current line Y addresses divided by four over the complete Y address range for the respective displays.
  • Fig. 8 illustrates the relationship of the barrel shifter setting for the display terminal 12.
  • the barrel shifter is caused to change position by means of the shift control means 21 so as to connect the VRAM rows and associated shift registers 16 to 19 respectively to digital-to-analogue converters 25,22,23 and 24 (display terminals 15,12,13 and 14).
  • This association is indicated in Fig. 9 by the entries in respect of display line 1 modulo 4, while Fig. 7 indicates the direct association between the VRAM rows and the relevant display line for each of the display terminals.
  • Barrel shifter 20 is then shifted through further changes in position for the transfers corresponding to display lines 2 and 3 modulo 4 as indicated in Figs. 7 to 9.
  • the next change in position of the barrel shifter brings it back to its reset or initial position for the start of a new cycle of display data transfers.
  • FIG. 10 there is shown a modified form of the arrangement shown in Fig. 4 in the sense that the arrangement shown in Fig. 10 comprises an 8 x 8 array of VRAMs capable of driving a maximum of 8 independent displays as compared with 4 independent displays which can be driven by means of the arrangement shown in Fig. 4. Otherwise the two arrangements operate in a similar manner.
  • a plurality of display terminals can be driven via a common data storage array providing pixel array capabilities with regard to image handling and processing and since all four heads have access to all the image information in the storage array whether such image information is stored as predetermined primitive images or working images, there are many advantages to be gained from the common access for all the display terminals.
  • Video RAMS 0,0 to 3,3 whose rows provide respect consecutive lines of the raster in cyclic sequence determined by means of a barrel shifter (20). All four displays can t use common data storage and operate using an appropriately sized pixel array e.g. 4 x 4, 8 x 8, for image handling and p cessing. FOR THE PURPOSES OF INFORMATION ONLY

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Computer Hardware Design (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

Four independent displays 12 to 15 are driven by an array of Video RAMS 0,0 to 3,3 whose rows provide respective consecutive lines of the raster in cyclic sequence determined by means of a barrel shifter (20). All four displays can then use common data storage and operate using an appropriately sized pixel array e.g. 4 x 4, 8 x 8, for image handling and processing.

Description

RASTER-SCAN GRAPHICAL DISPLAY APPARATUS This invention relates to raster-scan graphical display apparatus and in particular is concerned with the organisation of the display store and the associated devices for entering and retrieving data from the data store.
It is known to employ in such display apparatus a type of random access data store normally referred to as a video ram or VRAM such as is shown in Fig. 1. The VRAM is shown as comprising a rectangular array of bit storage positions, a column address decoder, a row address decoder. A recirculating parallel-in/serial-out shift register 4 and a tap select decoder 5 are connected as shown. As is indicated by means of the row of hatched bit storage positions, a row of such storage positions can be selected by means of the row address decoder while the column address decoder 2 enables all columns of the storage array 1 simultaneously. Thus, data bits from an entire row of storage positions are transferred simultaneously from the storage array into the shift register 4 which provides a serial output in dependence on a tap selected by means of the decoder 5. Such an arrangement greatly increases the speed with which data for a display can be accessed as compared with the previously used single storage position read-out arrangement.
Referring to Fig. 2, the output of a video ram is shown connected to the input of a digital-to-analogue converter which provides an analogue drive signal for the display.
It is also known to process the data for a display in terms of pixel arrays (herein also referred to as pixzones), each comprising a plurality of data positions and in particular comprising an 8 x 8 array of data positions. It has also been suggested to use such an arrangement for colour display by extending the storage arrangement in the third dimension to provide a plurality of planes per data position, see for example "The 8 x 8 Display" by Sproull, Sutherland, Thompson, Gupta and Minter in ACM Transactions on Graphics, Vol. 2, No. 1, January 1983, pages 32-56 and also "DisArray : a 16 x 16 RasterOp Processor" by Ian Page, Eurographics 1983.
In the field of computer display graphics, there is an increase in demand for faster operation, more complex image handling and processing such as window functions and vector drawing, and for improved resolution. Inevitably, such improvements increase the cost of equipment and this, together with the desirability of providing fast commmunication between display terminals, makes it desirable that a plurality of display terminals should be able to utilise the same storage apparatus.
According to this invention there is provided raster scan graphical display apparatus for use with computer terminals and comprising a plurality of VRAM stores organised for operation as a k x m array corresponding to an array of data positions each comprising a pixel of the display to be provided and where k is the number of VRAMs in each row and m is the number of VRAMs in each column, each VRAM store being arranged for the storage of data for a plurality of corresponding data positions for a plurality of display terminals, means being provided for cyclically accessing the rows of the VRAM array so as to correspond with consecutive lines of the respective displays. Preferably, the array is square and corresponds to a square pixel array of each of the displays. A barrel shifter may be provided to control the cyclic access of the respective display terminals to the rows of the VRAM array.
An embodiment of this invention will now be described by way of example with reference to the accompanying drawings, in which:-
Fig. 1 is a schematic diagram of a conventional VRAM storage arrangment;
Fig. 2 is a block circuit diagram of the arrangement shown in Fig. 1 providing an output for a display;
Fig. 3 is a block circuit diagram of raster scan graphical display apparatus embodying this invention;
Fig. 4 is a block schematic diagram of the data storage arrangement of the raster scan graphical display apparatus shown in Fig. 3;
Fig. 5 is a memory bit map illustrating the operation of the apparatus shown in Fig. 4;
Fig. 6 is a schematic diagram and associated graphs illustrating some aspects of the operation of the apparatus shown in Fig. 4;
Figs. 7 to 9 are schematic diagrams and tables illustrating the operation of the apparatus shown in Fig. 3; and
Fig. 10 is a block schematic diagram corresponding to Fig. 4 of a modified form of the data storage arrangement.
Referring to the drawings , and in particular to Fig . 3, raster scan graphical display apparatus 10 is arranged for use between a host computer 11 and a plurality (in the present case four) of display terminals 12 to 15.
The apparatus 10 comprises, as is shown in Fig. 4, a 4 x 4 array of VRAMs 0,0 to 3,3. Each row of the array is associated with a respective one of recirculating parallel-in/serial-out shift registers 16 to 19 whose serial outputs are connected to respective inputs of a barrel shifter 20 having shift control means 21 whose operation will be described below. The barrel shifter 20 provides serial outputs respectively corresponding to selected ones of its serial inputs to digital-to-analogue converters 22 to 25 in a cyclic sequence determined by the shift control means 21. The analogue signal outputs from the digital-to-analogue converters are respectively connected to the display terminals 12 to 15.
It is to be understood that while the description given here relates to a 4 x 4 data storage array, for the sake of clarity and convenience, the preferred arrangement comprises an 8 x 8 array of VRAMs as shown in Fig. 10 and described below, although the invention has application to a general k x m data storage array of VRAMs.
In operation, the apparatus shown in Fig. 4 is arranged to provide a display data memory whose bit map is as shown in Fig. 5 from which it can be seen that the four different displays occupy respectively different areas of the bit map of the data storage array. As can been seen from Fig. 5, each of the display storage areas has associated with it a respective line start address XSAO, YSAO to XSA3, YSA3.
Thus, the line start address XSAO, YSAO corresponds to the display of the terminal 12, XSA1, YSA1 to the display of the terminal 13, XSA2, YSA2 to the display of the terminal 14 and XSA3, YSA3 to the display of the terminal 15.
Referring in particular to Fig. 6 there is shown the general arrangement of a single (for the sake of simplicity) display storage area and its relationship to the line start address. The graphs also show the relationship of the various periods of the operational cycle in relation to the normal line blanking and line synchronisation pulses.
Thus in Fig. 6, during the line blanking period,
Figure imgf000007_0001
1 is a first time interval during which conventional dynamic memory refresh cycles can be provided and
Figure imgf000007_0002
2 is the time interval during which the four respective line start addresses are supplied to the respective rows of VRAMs. During interval
Figure imgf000007_0003
3, each row of VRAMs provides a series of pixels comprising one line of that one of the displays to which the relevant row of VRAMs is presently connected by means of the barrel shifter 20.
In fact, the preferred arrangement of pixel contributions to each display line by the individual VRAMs in the relevant row (i.e. in the x-direction), is similar to the "modulo 4" arrangement for the y-direction described below where the x-direction runs parallel with the columns. Thus in each VRAM row the pixels stored in the x-direction comprise 0 modulo 4 (0,4,8,...), 1 modulo 4 (1,5,9,...), 2 modulo 4 (2,6,10,...) and 3 modulo 4 (3,7,11,...) in the respective VRAMs of the row where the integers in question represent the address in the x-direction of the display line. This optimises the processing of a 4 x 4 (generally k x k, e.g. k = 8) pixel array in the generation, processing and handling of images. It can be seen from Fig. 7 how the VRAM rows contribute to the consecutive lines of each display, it being understood that each VRAM row can only contribute to one line of one display during each cycle stage of the storage array corresponding to a single setting of the barrel shifter. Thus in Fig. 7, m,n,p and q are the current line Y addresses divided by four over the complete Y address range for the respective displays. Fig. 8 illustrates the relationship of the barrel shifter setting for the display terminal 12.
It can be seen from Fig. 9 how the line start addresses correspond to the respective stages of the four stage cycle which is required to ensure that all four rows of VRAMs have contributed to respective consecutive lines of each display. Thus, during stage 1 of the cycle where the barrel shifter 20 is in its "reset" or initial position, the VRAM rows and their respective shift registers 16 to 19 have their serial outputs connected respectively to the digital-to-analogue converters 22 to 25. Thus, for this barrel shifter position, each ram row contributes display lines 0 modulo 4 via the respective digital-to-analogue converters to which they are connected. This is indicated in Fig. 7 by the diagonal entries 4n + 0, 4m + 0, 4p + 0 and 4q + 0. In Fig. 9 the same association is represented by the line start addresses for the four VRAM row transfers corresponding to display line 0 modulo 4.
After the simultaneous transfer of all four VRAM rows to their respective digiral-to-analogue converters in the initial position of the barrel shifter 20, the barrel shifter is caused to change position by means of the shift control means 21 so as to connect the VRAM rows and associated shift registers 16 to 19 respectively to digital-to-analogue converters 25,22,23 and 24 (display terminals 15,12,13 and 14). This association is indicated in Fig. 9 by the entries in respect of display line 1 modulo 4, while Fig. 7 indicates the direct association between the VRAM rows and the relevant display line for each of the display terminals.
Barrel shifter 20 is then shifted through further changes in position for the transfers corresponding to display lines 2 and 3 modulo 4 as indicated in Figs. 7 to 9. The next change in position of the barrel shifter brings it back to its reset or initial position for the start of a new cycle of display data transfers.
Referring to Fig. 10, there is shown a modified form of the arrangement shown in Fig. 4 in the sense that the arrangement shown in Fig. 10 comprises an 8 x 8 array of VRAMs capable of driving a maximum of 8 independent displays as compared with 4 independent displays which can be driven by means of the arrangement shown in Fig. 4. Otherwise the two arrangements operate in a similar manner.
Using the apparatus described above, a plurality of display terminals can be driven via a common data storage array providing pixel array capabilities with regard to image handling and processing and since all four heads have access to all the image information in the storage array whether such image information is stored as predetermined primitive images or working images, there are many advantages to be gained from the common access for all the display terminals.
International Bureau
Figure imgf000018_0001
INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)
(51) International Patent Classification 4 (11) International Publication Number : WO 88/ 00 G09G 1/16, G06F 3/153 A3 (43) International Publication Date: 28 January 1988 (28.0
(21) International Application Number : PCT/GB87/00518 (74) Agent: G.F. REDFERN & COMPANY; Marlbor Lodge, 14 Farncombe Road, Worthing, West Su
(22) International Filing Date: 17 July 1987 (17.07.87) BN11 2BT (GB).
(31) Priority Application Numbers: 8617579 (81) Designated States: AT (European patent), BE (E 8630894 pean patent), CH (European patent), DE, DE (E pean patent), FR (European patent), GB, GB (E
(32) Priority Dates: 18 July 1986 (18.07.86) pean patent), IT (European patent), JP, LU (E 24 December 1986 (24.12.86) pean patent), NL (European patent), SE (Euro patent), US.
(33) Priority Country: GB
Published
(71) Applicant (for all designated States except US): SIG- With international search report.
MEX LIMITED [GB/GB]; Sigma House, North Before the expiration of the time limit for amending Heath Lane, Horsham, West Sussex RH12 4UZ (GB). claims and to be republished in the event of the receip amendments.
(72) Inventors; and
(75) Inventors/Applicants (for US only) : JALES, Richard, (88) Date of publication of the international search report: James [GB/GB]; 12 Stirling Way, Horsham, West Sussex RH15 5RP (GB). PARKYN, Derek, John [GB/ 7 April 1988 (07.04 GB]; Rye Lodge, 12 Dover Road, Worthing, West Sussex (GB).
(54) Title: RASTER-SCAN GRAPHICAL DISPLAY APPARATUS
Figure imgf000018_0002
(57) Abstract
Four independent displays 12 to 15 are driven by an array of Video RAMS 0,0 to 3,3 whose rows provide respect consecutive lines of the raster in cyclic sequence determined by means of a barrel shifter (20). All four displays can t use common data storage and operate using an appropriately sized pixel array e.g. 4 x 4, 8 x 8, for image handling and p cessing. FOR THE PURPOSES OF INFORMATION ONLY
Codes used to identify States party to the PCT on the front pages of pamphletspublishing international applications under the PCT.
AT Austria FR France ML Mali
AU Australia GA Gabon MR Mauritania
BB Barbados GB United Kingdom MW Malawi
BE Belgium HU Hungary NL Netherlands
BG Bulgaria IT Italy NO Norway
B Benin JP Japan RO Romania
BR Brazil KP Democratic People's Republic SD Sudan
CF Central African Republic ofKorea SE Sweden
CG Congo KR Republic ofKorea SN Senega!
CH Switzerland LI Liechtenstein SU Soviet Union
CM Cameroon LK Sri Lanka TD Chad
DE Germany, Federal Republic of LU Luxembourg TG Togo
DK Denmark MC Monaco US United States of America π Finland MG Madagascar

Claims

CLAIMS :
1. Raster scan graphical display apparatus for use with computer terminals and comprising a plurality of VRAM stores organised for operation as a k x m array corresponding to an array of data positions each comprising a pixel of the display to be provided and where k is the number of VRAMs in each row and m is the number of VRAMs in each column, each VRAM store being arranged for the storage of data for a plurality of corresponding data positions for a plurality of display terminals, means being provided for cyclically accessing the rows of the VRAM array so as to correspond with consecutive lines of the respective displays.
2. Apparatus according to claim 1, wherein the array is square and corresponds to a square pixel array of each of the displays.
3. Apparatus according to claim 2, wherein the array is 8 x 8.
4. Apparatus according to any one of the preceding claims, wherein a barrel shifter is arranged to control the cyclic access of the respective display terminals to the rows of the VRAM array.
5. Apparatus according to any one of the preceding claims, wherein the pixels stored in each VRAM of a row represent modulo m display lines of each display.
6. Apparatus according to any one of the preceding claims, wherein the pixels stored in each VRAM for a given display line repesent modulo k positions in that display line.
7. Apparatus according to claim 5, wherein k = m.
8. Raster scan graphical display apparatus for use with computer terminals and substantially as described herein with reference to Figs. 3 to 9 or Fig. 10 of the accompanying drawings.
PCT/GB1987/000518 1986-07-18 1987-07-17 Raster-scan graphical display apparatus WO1988000751A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8806423A GB2205470B (en) 1986-07-18 1987-07-17 Raster-scan graphical display apparatus

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB8617579 1986-07-18
GB868617579A GB8617579D0 (en) 1986-07-18 1986-07-18 Raster graphical display system
GB868630894A GB8630894D0 (en) 1986-07-18 1986-12-24 Raster graphical display apparatus
GB8630894 1986-12-24

Publications (2)

Publication Number Publication Date
WO1988000751A2 true WO1988000751A2 (en) 1988-01-28
WO1988000751A3 WO1988000751A3 (en) 1988-04-07

Family

ID=26291057

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1987/000518 WO1988000751A2 (en) 1986-07-18 1987-07-17 Raster-scan graphical display apparatus

Country Status (3)

Country Link
EP (1) EP0277962A1 (en)
GB (1) GB2205470B (en)
WO (1) WO1988000751A2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0427322A1 (en) * 1989-11-06 1991-05-15 Océ-Nederland B.V. A method of and means for processing data originating from images
GB2243062A (en) * 1990-04-11 1991-10-16 Afe Displays Ltd Image creation system
GB2243519A (en) * 1990-04-11 1991-10-30 Afe Displays Ltd Image display system
GB2264616A (en) * 1992-02-25 1993-09-01 Apple Computer Row interleaved frame buffer.
US5361078A (en) * 1990-02-16 1994-11-01 Nadimelia Limited Multiple screen graphics display
WO1999005650A1 (en) * 1997-07-24 1999-02-04 Electronics For Imaging, Inc. Method and system for image format conversion

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2123656B (en) * 1982-06-09 1987-02-18 Tatsumi Denshi Kogyo Kk A method and an apparatus for displaying a unified picture on crt screens of multiple displaying devices

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0427322A1 (en) * 1989-11-06 1991-05-15 Océ-Nederland B.V. A method of and means for processing data originating from images
US5070531A (en) * 1989-11-06 1991-12-03 Oce-Nederland B.V. Method of and means for processing image data
US5361078A (en) * 1990-02-16 1994-11-01 Nadimelia Limited Multiple screen graphics display
GB2243062A (en) * 1990-04-11 1991-10-16 Afe Displays Ltd Image creation system
GB2243519A (en) * 1990-04-11 1991-10-30 Afe Displays Ltd Image display system
GB2243519B (en) * 1990-04-11 1994-03-23 Afe Displays Ltd Image display system
GB2243062B (en) * 1990-04-11 1994-06-01 Afe Displays Ltd Image creation system
GB2264616A (en) * 1992-02-25 1993-09-01 Apple Computer Row interleaved frame buffer.
US5357606A (en) * 1992-02-25 1994-10-18 Apple Computer, Inc. Row interleaved frame buffer
WO1999005650A1 (en) * 1997-07-24 1999-02-04 Electronics For Imaging, Inc. Method and system for image format conversion
US6348978B1 (en) 1997-07-24 2002-02-19 Electronics For Imaging, Inc. Method and system for image format conversion

Also Published As

Publication number Publication date
GB2205470B (en) 1990-08-29
GB2205470A (en) 1988-12-07
WO1988000751A3 (en) 1988-04-07
EP0277962A1 (en) 1988-08-17
GB8806423D0 (en) 1988-04-20

Similar Documents

Publication Publication Date Title
US5568431A (en) Memory architecture and devices, systems and methods utilizing the same
US4903217A (en) Frame buffer architecture capable of accessing a pixel aligned M by N array of pixels on the screen of an attached monitor
EP0146227A2 (en) System and method for raster-scan display
WO1990002991A1 (en) Graphics processor with staggered memory timing
US4581721A (en) Memory apparatus with random and sequential addressing
US6940496B1 (en) Display module driving system and digital to analog converter for driving display
EP0051655B1 (en) Apparatus for the display and storage of television picture information by using a memory accessible from a computer
WO1988000751A2 (en) Raster-scan graphical display apparatus
KR100490542B1 (en) Panel driving method and apparatus with address-sustain mixed interval
JP2728703B2 (en) Display device and method of operating the same
JP2002311921A (en) Display device and driving method therefor
JP3310082B2 (en) Liquid crystal display device and coordinate detection method in liquid crystal integrated tablet
AU676928B2 (en) Real time active addressing display device and method utilizing fast walsh transform circuit
JP3460247B2 (en) Matrix type display device and driving method thereof
KR100297716B1 (en) Semiconductor memory device having high flexibility in column
US20080049038A1 (en) Display device integrated circuit (DDI) with adaptive memory control and adaptive memory control method for DDI
JPH06102842A (en) Graphic display system including video random access memory having divided serial register and operation counter
KR100502352B1 (en) Panel driving method and apparatus with address-sustain mixed interval
JPH0581940B2 (en)
JP3333608B2 (en) Liquid crystal display
JP2954511B2 (en) Driving method of liquid crystal display device
JPS62108282A (en) Image display unit
JPS58176685A (en) Display unit
JPH06274132A (en) Liquid crystal display device
JPS638693A (en) Multi-processor for line drawing display

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): DE GB JP US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWE Wipo information: entry into national phase

Ref document number: 1987904714

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): DE GB JP US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE FR GB IT LU NL SE

WWP Wipo information: published in national office

Ref document number: 1987904714

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1987904714

Country of ref document: EP