[go: up one dir, main page]

US6151076A - System for phase-locking a clock to a digital audio signal embedded in a digital video signal - Google Patents

System for phase-locking a clock to a digital audio signal embedded in a digital video signal Download PDF

Info

Publication number
US6151076A
US6151076A US09/021,699 US2169998A US6151076A US 6151076 A US6151076 A US 6151076A US 2169998 A US2169998 A US 2169998A US 6151076 A US6151076 A US 6151076A
Authority
US
United States
Prior art keywords
signal
phase
digital audio
frequency
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/021,699
Inventor
Gilbert A. Hoffman
Scott Zink
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Priority to US09/021,699 priority Critical patent/US6151076A/en
Priority to DE69904518T priority patent/DE69904518T2/en
Priority to EP99300504A priority patent/EP0936742B1/en
Priority to JP01993599A priority patent/JP3442678B2/en
Assigned to TEKTRONIX, INC. reassignment TEKTRONIX, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOFFMAN, GILBERT, ZINK, SCOTT
Application granted granted Critical
Publication of US6151076A publication Critical patent/US6151076A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
    • H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/80—Generation or processing of content or additional data by content creator independently of the distribution process; Content per se
    • H04N21/81—Monomedia components thereof
    • H04N21/8106—Monomedia components thereof involving special audio data, e.g. different tracks for different languages
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
    • H04N5/602—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals for digital sound signals

Definitions

  • the present invention relates in general to digital video and audio, and more particularly to phase-locking a clock to a digital audio signal embedded within a digital video signal.
  • Audio data embedded within a digital video stream has a different integer frequency relationship to the video clock. For this reason, a conventional phase-locked loop locked to the video clock requires dividers for both the video clock signal and the synthesized audio clock signal as shown in FIG. 1. Depending upon the type of video signal, the audio signal's integer frequency relationship with the video clock may be relatively large. Conventionally, with some video signals, such as the National Television System Committee (NTSC) standard, the divider ratios become very large and impracticable to implement.
  • NTSC National Television System Committee
  • the integer ratio between the video clock and the 48 KHz audio clock is 4777500/16016.
  • a conventional phase-locked loop that derives the 48 KHz audio signal in this case requires two dividers as shown in FIG. 1. One divides the video clock by 4777500, denoted by N in FIG. 1, and another which divides the audio clock by 16016, which is denoted by M FIG. 1. Also, in this case an additional problem is that the divided down frequency into the phase detector would be 2.997003 Hz, which requires a very slow loop filter.
  • divider ratio M/N
  • PAL D2 Phase Alternate Line D2
  • 27 MHz D1 27 MHz D1
  • phase-lock a clock to an embedded digital audio signal is to detect each audio sample as it appears on the video and use that sample as an input to the phase detector of a phase-lock loop.
  • This method is independent of the video standard, and works with a non-synchronous audio signal as well as with one synchronous to a video signal.
  • significant problems with the above method exist. It happens that the audio data signal is "bursty" in that it has a great deal of phase jitter because the audio samples are dispersed very unevenly through the video signal. The phase jitter on the audio samples can be transferred to the regenerated audio clock created by the phase-lock loop and at times cause the phase detector to lose or gain cycles and not to function.
  • What is desired is a system for phase-locking a clock to a digital audio signal embedded within a digital video signal where phase jitter associated with the digital audio signal does not prevent the functionality of the phase-lock loop or have unacceptable effects on the generated audio clock signal.
  • a method and apparatus is disclosed to phase-lock a clock to a digital audio signal embedded within a digital video signal.
  • Audio samples are extracted from a digital video signal and are input to a frequency divider so that phase jitter present in the audio signal can be managed.
  • the resultant signal is then processed by a phase detector, a first low pass input filter, and then a second loop filter in series with the first and configured in such a way to reject phase jitter.
  • the output of the second loop filter is input to a voltage controlled oscillator (VCO) which includes its own frequency divider to divide down the clock signal to the original audio sampling frequency.
  • VCO voltage controlled oscillator
  • This signal is input to a second frequency divider with the same divisor value as the frequency divider used to divide down the original input audio sample, before being looped back and input to the phase detector.
  • FIG. 1 is a block diagrammatic view of a prior art system for phase locking a clock to an audio signal embedded in a digital video signal.
  • FIG. 2 is a block diagrammatic view of a system for phase-locking a clock to a digital audio signal embedded in a digital video signal according to the present invention.
  • FIG. 3 is a block diagrammatic view of a voltage controlled oscillator (VCO) containing a frequency divider, according to the present invention.
  • VCO voltage controlled oscillator
  • a video signal is input to an audio extractor 2, the output audio samples from the audio extractor 2 are input to a first frequency divider 4.
  • the divisor value of the first frequency divider 4 is that which will divide the frequency of the audio signal down enough so that the period is greater or equal to that of phase jitter present in the audio sample. This reduces phase jitter enough for a phase detector 8 to function. For example, if there is 1.0 ms of phase jitter present in an original 48 KHz extracted audio signal, the period of the original 48 KHz extracted audio signal will be smaller than the 1 ms of jitter. However, if the divisor of the frequency divider is 64, then the original 48 KHz extracted audio signal will be divided down to a 750 Hz signal, with a period larger than the phase shift caused by the 1 ms phase jitter.
  • the resultant signal from the first frequency divider 4 is then input to the phase detector 8.
  • the output from the phase detector 8 is input to a first standard loop filter 10.
  • the output of the loop filter 10 is then input to a second loop filter 12 with adjusted bandwidth in order to reject phase jitter.
  • the adjusted bandwidth second loop filter 12 may be a 10 Hz four-pole filter according to one preferred embodiment, which is sufficient to reject 50 Hz jitter, which is characteristic for embedded audio signals, but also may be configured to a degree that is sufficient to attenuate the phase jitter present in any specific original audio sample.
  • the same effect is obtained by using a single loop filter.
  • the single loop filter must be one that allows for a system gain to gradually decline to less than 1 with a phase shift not supporting oscillations at a gain of 1.
  • the jitter frequency is higher than the crossover frequency at which the gain equals 1. Therefore, the single filter must have a bandwidth configured to a degree that is sufficient to attenuate the phase jitter present in the specific original audio sample.
  • the output of the second adjusted bandwidth loop filter 12 is then input to a voltage controlled oscillator (VCO) 14.
  • VCO voltage controlled oscillator
  • the VCO 14 contains an extra frequency divider 18, to divide down the output clock signal in this case to match the frequency of the embedded audio sample.
  • the output from the VCO 14 is the synthesized audio sample frequency signal output with reduced phase jitter.
  • the audio sample frequency signal is also input to a second frequency divider 6 with the same divisor as the first frequency divider 4.
  • the divisors of the two frequency dividers 4, 6 are the same because the audio signal is extracted from the video signal and there is no need for a different divisor for phase-locking to the video signal clock.
  • the divided down audio sample frequency output from the second frequency divider 6 is then looped back and input to the phase detector 8 for comparison with the reference signal output from the first frequency divider 4.
  • the present invention provides a system for phase-locking a clock to a digital audio signal embedded within a digital video signal where phase jitter associated with the digital audio signal does not prevent the functionality of the phase-locked loop or have unacceptable effects on the generated audio clock signal.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

A system for phase-locking a clock to a digital audio signal embedded within a digital video signal uses an audio extractor, frequency dividers, and an adjusted bandwidth loop filter to prevent phase jitter associated with the digital audio signal preventing the functionality of the phase-lock loop or having unacceptable effects on the generated audio sample frequency signal. Extracted audio samples are divided down and input to a phase detector. The signal is then filtered using a series of loop filters, one of which has an adjusted bandwidth to reject phase jitter. A clock then outputs the generated synthesized audio sample frequency using the output from the series of loop filters, and the synthesized frequency signal is looped back through a second frequency divider to the phase detector.

Description

BACKGROUND OF THE INVENTION
The present invention relates in general to digital video and audio, and more particularly to phase-locking a clock to a digital audio signal embedded within a digital video signal.
Audio data embedded within a digital video stream has a different integer frequency relationship to the video clock. For this reason, a conventional phase-locked loop locked to the video clock requires dividers for both the video clock signal and the synthesized audio clock signal as shown in FIG. 1. Depending upon the type of video signal, the audio signal's integer frequency relationship with the video clock may be relatively large. Conventionally, with some video signals, such as the National Television System Committee (NTSC) standard, the divider ratios become very large and impracticable to implement.
In the case of 14.31818 MHz NTSC D2 video, the integer ratio between the video clock and the 48 KHz audio clock is 4777500/16016. A conventional phase-locked loop that derives the 48 KHz audio signal in this case requires two dividers as shown in FIG. 1. One divides the video clock by 4777500, denoted by N in FIG. 1, and another which divides the audio clock by 16016, which is denoted by M FIG. 1. Also, in this case an additional problem is that the divided down frequency into the phase detector would be 2.997003 Hz, which requires a very slow loop filter.
Furthermore, accommodating a conventional multi-standard decoder requires switching divider ratios for each different video standard. For example, the divider ratio (M/N) described above for the NTSC D2 standard would change for both the Phase Alternate Line D2 (PAL D2) and 27 MHz D1 standards, which requires rather complex circuitry.
To avoid the above problems, another method to phase-lock a clock to an embedded digital audio signal is to detect each audio sample as it appears on the video and use that sample as an input to the phase detector of a phase-lock loop. This method is independent of the video standard, and works with a non-synchronous audio signal as well as with one synchronous to a video signal. However, significant problems with the above method exist. It happens that the audio data signal is "bursty" in that it has a great deal of phase jitter because the audio samples are dispersed very unevenly through the video signal. The phase jitter on the audio samples can be transferred to the regenerated audio clock created by the phase-lock loop and at times cause the phase detector to lose or gain cycles and not to function.
What is desired is a system for phase-locking a clock to a digital audio signal embedded within a digital video signal where phase jitter associated with the digital audio signal does not prevent the functionality of the phase-lock loop or have unacceptable effects on the generated audio clock signal.
SUMMARY OF THE INVENTION
In accordance with the illustrated preferred embodiment of the invention, a method and apparatus is disclosed to phase-lock a clock to a digital audio signal embedded within a digital video signal.
Audio samples are extracted from a digital video signal and are input to a frequency divider so that phase jitter present in the audio signal can be managed. The resultant signal is then processed by a phase detector, a first low pass input filter, and then a second loop filter in series with the first and configured in such a way to reject phase jitter. The output of the second loop filter is input to a voltage controlled oscillator (VCO) which includes its own frequency divider to divide down the clock signal to the original audio sampling frequency. The output of the VCO is then the resultant phased-locked audio sample frequency signal. This signal is input to a second frequency divider with the same divisor value as the frequency divider used to divide down the original input audio sample, before being looped back and input to the phase detector.
The objects, advantages, and other novel features of the present invention are apparent from the following detailed description when read in conjunction with the appended claims and attached drawing.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a block diagrammatic view of a prior art system for phase locking a clock to an audio signal embedded in a digital video signal.
FIG. 2 is a block diagrammatic view of a system for phase-locking a clock to a digital audio signal embedded in a digital video signal according to the present invention.
FIG. 3 is a block diagrammatic view of a voltage controlled oscillator (VCO) containing a frequency divider, according to the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring now to FIG. 2, a video signal is input to an audio extractor 2, the output audio samples from the audio extractor 2 are input to a first frequency divider 4. The divisor value of the first frequency divider 4 is that which will divide the frequency of the audio signal down enough so that the period is greater or equal to that of phase jitter present in the audio sample. This reduces phase jitter enough for a phase detector 8 to function. For example, if there is 1.0 ms of phase jitter present in an original 48 KHz extracted audio signal, the period of the original 48 KHz extracted audio signal will be smaller than the 1 ms of jitter. However, if the divisor of the frequency divider is 64, then the original 48 KHz extracted audio signal will be divided down to a 750 Hz signal, with a period larger than the phase shift caused by the 1 ms phase jitter.
The resultant signal from the first frequency divider 4 is then input to the phase detector 8. The output from the phase detector 8 is input to a first standard loop filter 10. The output of the loop filter 10 is then input to a second loop filter 12 with adjusted bandwidth in order to reject phase jitter. For example, the adjusted bandwidth second loop filter 12 may be a 10 Hz four-pole filter according to one preferred embodiment, which is sufficient to reject 50 Hz jitter, which is characteristic for embedded audio signals, but also may be configured to a degree that is sufficient to attenuate the phase jitter present in any specific original audio sample. However, the same effect is obtained by using a single loop filter. The single loop filter must be one that allows for a system gain to gradually decline to less than 1 with a phase shift not supporting oscillations at a gain of 1. The jitter frequency is higher than the crossover frequency at which the gain equals 1. Therefore, the single filter must have a bandwidth configured to a degree that is sufficient to attenuate the phase jitter present in the specific original audio sample.
The output of the second adjusted bandwidth loop filter 12 is then input to a voltage controlled oscillator (VCO) 14. Referring to FIG. 3, the VCO 14 contains an extra frequency divider 18, to divide down the output clock signal in this case to match the frequency of the embedded audio sample. Referring now to FIG. 2 again, the output from the VCO 14 is the synthesized audio sample frequency signal output with reduced phase jitter. The audio sample frequency signal is also input to a second frequency divider 6 with the same divisor as the first frequency divider 4. The divisors of the two frequency dividers 4, 6 are the same because the audio signal is extracted from the video signal and there is no need for a different divisor for phase-locking to the video signal clock.
The divided down audio sample frequency output from the second frequency divider 6 is then looped back and input to the phase detector 8 for comparison with the reference signal output from the first frequency divider 4.
Thus, the present invention provides a system for phase-locking a clock to a digital audio signal embedded within a digital video signal where phase jitter associated with the digital audio signal does not prevent the functionality of the phase-locked loop or have unacceptable effects on the generated audio clock signal.

Claims (14)

What is claimed is:
1. A method for phase-locking a clock to a digital audio signal embedded within a digital video signal comprising the steps of:
generating a first reference frequency signal from digital audio signal samples embedded within the digital video signal by dividing the frequency of the digital audio signal samples by a divisor such that the period of the first reference frequency is greater or equal to that of phase jitter present in the digital audio signal samples;
generating a second reference frequency signal from an output audio sample frequency signal, the frequency of the output audio sample frequency signal being equal to the frequency of the digital audio signal samples so that, when divided by the divisor, the frequency of the second reference frequency signal equals that of the first reference frequency signal;
generating from the first and second reference frequency signals a low jitter clock control signal, the low jitter clock control signal been result of rejecting the phase jitter present in the digital audio signal samples; and
generating the output audio sample frequency signal from the low jitter clock control signal.
2. The method according to claim 1, wherein the low jitter clock control signal generating step comprises the steps of:
inputting the first and second reference frequency signals into a phase detector; and
filtering output from the phase detector such that the phase jitter present in the digital audio signal samples is rejected and the low jitter clock control signal is produced.
3. The method according to claim 2, wherein the filtering step comprises the step of inputting output from the phase detector through a series of two loop filters, one of which is an adjusted bandwidth loop filter, such loop filter's bandwidth configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
4. The method according to claim 2, wherein the filtering step comprises the step of inputting output from the phase detector to a loop filter, such loop filter allowing for a system gain to decline to less than 1 with a phase shift not supporting oscillations at a gain of 1, and such loop filter's bandwidth is configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
5. The method according to claim 1, wherein the output audio sample frequency signal generating step comprises the steps of:
inputting the low jitter clock control signal to a VCO;
dividing down an initial output of the VCO to the frequency of the digital audio signal samples; and
outputting the divided down signal as the output audio sample frequency signal.
6. An apparatus for phase-locking a clock to a digital audio signal embedded within a digital video signal comprising:
means for generating a first reference frequency signal from digital audio signal samples embedded within the digital video signal by dividing the frequency of the digital audio signal samples by a divisor such that the period of the first reference frequency is greater or equal to that of phase jitter present in the digital audio signal samples;
means for generating a second reference frequency signal from an output audio sample frequency signal, the frequency of the output audio sample frequency signal being equal to the frequency of the digital audio signal samples so that, when divided by the divisor, the frequency of the second reference frequency signal equals that of the first reference frequency signal;
means for generating from the first and second reference frequency signals a low jitter clock control signal, the low jitter clock control signal been result of rejecting the phase jitter present in the digital audio signal samples; and
means for generating the output audio sample frequency signal from the low jitter clock control signal.
7. The apparatus of claim 6, wherein the low jitter clock control signal generating means comprises:
means for inputting the first and second reference frequency signals into a phase detector; and
means for filtering output from the phase detector such that the phase jitter present in the digital audio signal samples is rejected and the low jitter clock control signal is produced.
8. The apparatus of claim 7, wherein the filtering means comprises means for inputting output from the phase detector through a series of two loop filters, one of which is an adjusted bandwidth loop filter, such loop filter's bandwidth configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
9. The apparatus of claim 7, wherein the filtering means comprise means for inputting output from the phase detector to a loop filter, such loop filter allowing for a system gain to decline to less than 1 with a phase shift not supporting oscillations at a gain of 1, and such loop filter's bandwidth is configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
10. The apparatus of claim 6, wherein the output audio sample frequency signal generating means comprises:
means for inputting the low jitter clock control signal to a VCO; and
means for dividing down an initial output of the VCO to the frequency of the digital audio signal samples; and
means for outputting the divided down signal as the output audio sample frequency signal.
11. A system for phase-locking a clock to a digital audio signal embedded within a digital video signal comprising:
an audio extractor, operative for extracting digital audio signal samples from the digital video signal;
a first frequency divider coupled to receive the digital audio signal samples from the audio extractor, operative for dividing down the frequency of the digital audio signal samples, having a divisor such that the divided down signal has a period greater or equal to that of phase jitter present in the digital audio signal samples;
a phase detector coupled to receive the divided down signal from the first frequency divider;
a loop filtering apparatus coupled to receive output from the phase detector, such that the phase jitter present in the digital audio signal samples is rejected and a low jitter clock control signal is produced;
a VCO coupled to receive the low jitter clock control signal from the loop filter apparatus; and
a second frequency divider with input coupled to output from the VCO and output coupled for input to the phase detector, such frequency divider having a divisor equal to that of the first frequency divider.
12. The system according to claim 11, wherein the loop filtering apparatus comprises:
a first loop filter coupled to receive output from the phase detector; and
a second loop filter coupled to receive output from the first loop filter, one of which is an adjusted bandwidth loop filter, such loop filter's bandwidth configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
13. The system according to claim 11, wherein the loop filtering apparatus comprises a loop filter coupled to receive output from the phase detector, such loop filter allowing for a system gain to decline to less than 1 with a phase shift not supporting oscillations at a gain of 1, and the loop filter's bandwidth is configured to a degree which is sufficient to attenuate the phase jitter that is present in the digital audio signal samples, such that the low jitter clock control signal is produced.
14. The system according to claim 11, wherein the VCO comprises:
means for generating a clock signal from the low jitter clock control signal; and
a frequency divider coupled to receive output from the clock signal generating means, such frequency divider having a divisor that divides the clock signal down to the frequency of the digital audio signal samples.
US09/021,699 1998-02-10 1998-02-10 System for phase-locking a clock to a digital audio signal embedded in a digital video signal Expired - Lifetime US6151076A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09/021,699 US6151076A (en) 1998-02-10 1998-02-10 System for phase-locking a clock to a digital audio signal embedded in a digital video signal
DE69904518T DE69904518T2 (en) 1998-02-10 1999-01-25 A system for phase locking a clock to a digital audio signal embedded in a digital video signal
EP99300504A EP0936742B1 (en) 1998-02-10 1999-01-25 A system for phase-locking a clock to a digital audio signal embedded in a digital video signal
JP01993599A JP3442678B2 (en) 1998-02-10 1999-01-28 Phase locking method and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/021,699 US6151076A (en) 1998-02-10 1998-02-10 System for phase-locking a clock to a digital audio signal embedded in a digital video signal

Publications (1)

Publication Number Publication Date
US6151076A true US6151076A (en) 2000-11-21

Family

ID=21805648

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/021,699 Expired - Lifetime US6151076A (en) 1998-02-10 1998-02-10 System for phase-locking a clock to a digital audio signal embedded in a digital video signal

Country Status (4)

Country Link
US (1) US6151076A (en)
EP (1) EP0936742B1 (en)
JP (1) JP3442678B2 (en)
DE (1) DE69904518T2 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020136330A1 (en) * 2001-03-20 2002-09-26 Agilent Technologies, Inc. Network measurement method and apparatus
US6611607B1 (en) 1993-11-18 2003-08-26 Digimarc Corporation Integrating digital watermarks in multimedia content
US20050084051A1 (en) * 2002-02-01 2005-04-21 Bram Nauta Phase-locked-loop with reduced clock jitter
US20050138666A1 (en) * 2003-11-18 2005-06-23 Yamaha Corporation Data reproducing system and data streaming system
US7062004B1 (en) * 2001-06-06 2006-06-13 Silicon Image, Inc. Method and apparatus for adaptive control of PLL loop bandwidth
US20070005163A1 (en) * 2005-07-04 2007-01-04 Matsushita Electric Industrial Co., Ltd. Audio processor
US7268825B2 (en) * 2003-04-01 2007-09-11 Thomson Licensing Llc Digital synchronizing generator
CN100405741C (en) * 2002-07-31 2008-07-23 上海芯华微电子有限公司 Audio sampling frequency conversion and clock resynchnonizing device with minority coefficient
US7474724B1 (en) * 2004-10-13 2009-01-06 Cirrus Logic, Inc. Method and system for video-synchronous audio clock generation from an asynchronously sampled video signal
US7558358B1 (en) 2004-10-13 2009-07-07 Cirrus Logic, Inc. Method and apparatus for generating a clock signal according to an ideal frequency ratio
US7587131B1 (en) * 2004-05-28 2009-09-08 Magnum Semiconductor, Inc. Audio clocking in video applications
US20120147266A1 (en) * 2010-12-09 2012-06-14 Sucheendran Sridharan Shared-pll audio clock recovery in multimedia interfaces
US20120169930A1 (en) * 2010-12-14 2012-07-05 Ati Technologies Ulc Audio and Video Clock Synchronization
US20140085936A1 (en) * 2012-09-25 2014-03-27 Delta Electronics (Shanghai) Co., Ltd. Variable frequency converter and adjusting method for the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3928519B2 (en) 2002-08-21 2007-06-13 ソニー株式会社 Digital signal transmission system and method, and receiving apparatus and method

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0395347A2 (en) * 1989-04-28 1990-10-31 Matsushita Electric Industrial Co., Ltd. Sampling frequency reproduction system
US5111346A (en) * 1988-07-20 1992-05-05 Akai Electric Co., Ltd. Fm audio record reproducing apparatus having circuitry for preventing discontinuities during channel switching or switching of read heads
US5162746A (en) * 1989-07-19 1992-11-10 Level One Communications, Inc. Digitally controlled crystal-based jitter attenuator
US5276712A (en) * 1989-11-16 1994-01-04 Digital Equipment Corporation Method and apparatus for clock recovery in digital communication systems
US5416527A (en) * 1993-12-15 1995-05-16 Zoran Corporation Frequency locking system using sound intermediate frequency (IF) carrier in a television signal
US5446411A (en) * 1993-09-29 1995-08-29 Sgs-Thomson Microelectronics Limited Frequency tuning for a phase locked loop FM demodulator
US5473385A (en) * 1994-06-07 1995-12-05 Tv/Com Technologies, Inc. Clock correction in a video data decoder using video synchronization signals
US5506627A (en) * 1994-06-10 1996-04-09 Tektronix, Inc. Phase locked loop chain for locking audio sampling to serial digital component vide timing
US5519444A (en) * 1993-03-17 1996-05-21 Hyundai Electronics Ind. Co., Ltd. Phase synchronizing loop apparatus for digital audio signals
US5602882A (en) * 1994-06-15 1997-02-11 Pericom Semiconductor Corp. Digital jitter attenuator using selection of multi-phase clocks and auto-centering elastic buffer
US5703537A (en) * 1996-07-03 1997-12-30 Microclock Incorporated Phase-locked loop clock circuit for generation of audio sampling clock signals from video reference signals
US5828414A (en) * 1996-02-23 1998-10-27 Divicom, Inc. Reduction of timing jitter in audio-video transport streams
US5926515A (en) * 1995-12-26 1999-07-20 Samsung Electronics Co., Ltd. Phase locked loop for improving a phase locking time
US5929921A (en) * 1995-03-16 1999-07-27 Matsushita Electric Industrial Co., Ltd. Video and audio signal multiplex sending apparatus, receiving apparatus and transmitting apparatus
US5933058A (en) * 1996-11-22 1999-08-03 Zoran Corporation Self-tuning clock recovery phase-locked loop circuit

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111346A (en) * 1988-07-20 1992-05-05 Akai Electric Co., Ltd. Fm audio record reproducing apparatus having circuitry for preventing discontinuities during channel switching or switching of read heads
EP0395347A2 (en) * 1989-04-28 1990-10-31 Matsushita Electric Industrial Co., Ltd. Sampling frequency reproduction system
US5162746A (en) * 1989-07-19 1992-11-10 Level One Communications, Inc. Digitally controlled crystal-based jitter attenuator
US5276712A (en) * 1989-11-16 1994-01-04 Digital Equipment Corporation Method and apparatus for clock recovery in digital communication systems
US5519444A (en) * 1993-03-17 1996-05-21 Hyundai Electronics Ind. Co., Ltd. Phase synchronizing loop apparatus for digital audio signals
US5446411A (en) * 1993-09-29 1995-08-29 Sgs-Thomson Microelectronics Limited Frequency tuning for a phase locked loop FM demodulator
US5416527A (en) * 1993-12-15 1995-05-16 Zoran Corporation Frequency locking system using sound intermediate frequency (IF) carrier in a television signal
US5473385A (en) * 1994-06-07 1995-12-05 Tv/Com Technologies, Inc. Clock correction in a video data decoder using video synchronization signals
US5506627A (en) * 1994-06-10 1996-04-09 Tektronix, Inc. Phase locked loop chain for locking audio sampling to serial digital component vide timing
US5602882A (en) * 1994-06-15 1997-02-11 Pericom Semiconductor Corp. Digital jitter attenuator using selection of multi-phase clocks and auto-centering elastic buffer
US5929921A (en) * 1995-03-16 1999-07-27 Matsushita Electric Industrial Co., Ltd. Video and audio signal multiplex sending apparatus, receiving apparatus and transmitting apparatus
US5926515A (en) * 1995-12-26 1999-07-20 Samsung Electronics Co., Ltd. Phase locked loop for improving a phase locking time
US5828414A (en) * 1996-02-23 1998-10-27 Divicom, Inc. Reduction of timing jitter in audio-video transport streams
US5703537A (en) * 1996-07-03 1997-12-30 Microclock Incorporated Phase-locked loop clock circuit for generation of audio sampling clock signals from video reference signals
US5933058A (en) * 1996-11-22 1999-08-03 Zoran Corporation Self-tuning clock recovery phase-locked loop circuit

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6611607B1 (en) 1993-11-18 2003-08-26 Digimarc Corporation Integrating digital watermarks in multimedia content
US20020136330A1 (en) * 2001-03-20 2002-09-26 Agilent Technologies, Inc. Network measurement method and apparatus
US7260168B2 (en) * 2001-03-20 2007-08-21 Agilent Technologies, Inc. Network measurement method and apparatus
US7062004B1 (en) * 2001-06-06 2006-06-13 Silicon Image, Inc. Method and apparatus for adaptive control of PLL loop bandwidth
US20050084051A1 (en) * 2002-02-01 2005-04-21 Bram Nauta Phase-locked-loop with reduced clock jitter
US7606343B2 (en) * 2002-02-01 2009-10-20 Nxp B.V. Phase-locked-loop with reduced clock jitter
CN100405741C (en) * 2002-07-31 2008-07-23 上海芯华微电子有限公司 Audio sampling frequency conversion and clock resynchnonizing device with minority coefficient
US7268825B2 (en) * 2003-04-01 2007-09-11 Thomson Licensing Llc Digital synchronizing generator
US20050138666A1 (en) * 2003-11-18 2005-06-23 Yamaha Corporation Data reproducing system and data streaming system
US7769476B2 (en) * 2003-11-18 2010-08-03 Yamaha Corporation Data reproducing system and data streaming system
US7587131B1 (en) * 2004-05-28 2009-09-08 Magnum Semiconductor, Inc. Audio clocking in video applications
US7474724B1 (en) * 2004-10-13 2009-01-06 Cirrus Logic, Inc. Method and system for video-synchronous audio clock generation from an asynchronously sampled video signal
US7558358B1 (en) 2004-10-13 2009-07-07 Cirrus Logic, Inc. Method and apparatus for generating a clock signal according to an ideal frequency ratio
US20070005163A1 (en) * 2005-07-04 2007-01-04 Matsushita Electric Industrial Co., Ltd. Audio processor
US7760766B2 (en) * 2005-07-04 2010-07-20 Panasonic Corporation Audio processor
US20120147266A1 (en) * 2010-12-09 2012-06-14 Sucheendran Sridharan Shared-pll audio clock recovery in multimedia interfaces
US8977884B2 (en) * 2010-12-09 2015-03-10 Texas Instruments Incorporated Shared-PLL audio clock recovery in multimedia interfaces
US20120169930A1 (en) * 2010-12-14 2012-07-05 Ati Technologies Ulc Audio and Video Clock Synchronization
US8599310B2 (en) * 2010-12-14 2013-12-03 Ati Technologies Ulc Audio and video clock synchronization
US20140085936A1 (en) * 2012-09-25 2014-03-27 Delta Electronics (Shanghai) Co., Ltd. Variable frequency converter and adjusting method for the same

Also Published As

Publication number Publication date
JPH11317029A (en) 1999-11-16
DE69904518D1 (en) 2003-01-30
EP0936742A1 (en) 1999-08-18
EP0936742B1 (en) 2002-12-18
JP3442678B2 (en) 2003-09-02
DE69904518T2 (en) 2009-10-01

Similar Documents

Publication Publication Date Title
US6151076A (en) System for phase-locking a clock to a digital audio signal embedded in a digital video signal
US6104222A (en) Flexible phase locked loop system
US5774555A (en) Switched capacitor bandpass filter for detecting pilot signal
US6584574B1 (en) Flexible phase-locked loop system to indicate synchronization using difference between internal and external clock signals
US5289508A (en) Clock information transmitting device and clock information receiving device
EP0676866B1 (en) Phase-lock-loop circuit
JP3251213B2 (en) Phase locked loop circuit
US5432855A (en) Stereo and dual audio signal identifying system
JPH08149000A (en) Pll circuit
JP2503546B2 (en) Low frequency converter for carrier color signal
EP0718979B1 (en) Television standard discrimination circuit
JP2003023353A (en) Pll circuit
US4613828A (en) Injection-locked video frequency oscillator
US5534939A (en) Digital video clock generation system
JP3244437B2 (en) Clock generation circuit and method
JP3353372B2 (en) Liquid crystal display
US20010040641A1 (en) Multistandard clock recovery circuit
JP3249365B2 (en) Sampling clock recovery circuit
JP3230501B2 (en) Frequency synthesizer
JPH07107494A (en) Audio sampling clock generator
KR940005258B1 (en) PLL system with reduced loop noise
JPS6119251A (en) Clock regenerating device
JPH08330956A (en) Pll circuit
JPS6051330A (en) Phase locked circuit
JPH02302191A (en) Horizontal synchronizing circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEKTRONIX, INC., OREGON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOFFMAN, GILBERT;ZINK, SCOTT;REEL/FRAME:011202/0225

Effective date: 19980206

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12