US5963830A - Method of forming a TiN/W barrier layer for a hot Al plug - Google Patents
Method of forming a TiN/W barrier layer for a hot Al plug Download PDFInfo
- Publication number
- US5963830A US5963830A US08/960,108 US96010897A US5963830A US 5963830 A US5963830 A US 5963830A US 96010897 A US96010897 A US 96010897A US 5963830 A US5963830 A US 5963830A
- Authority
- US
- United States
- Prior art keywords
- layer
- tin
- plug
- forming
- intermetal dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76868—Forming or treating discontinuous thin films, e.g. repair, enhancement or reinforcement of discontinuous thin films
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
Definitions
- the dimension of IC chips becomes more miniature to meet the demand for higher integration density and thus results in more narrow line width from micrometer to submicrometer.
- a multilevel metalization structure is needed to fulfill the requirement of complicated metal interconnections to save interconnecting occupation area.
- IMD Inter Metal Dielectric
- the first metal layer of a multilevel metalization structure is formed over source/drain regions of field effect transistors and opening of first metal layer is not called vias but contact holes.
- the outlooking shape of both contact holes and vias resembles mouths of bottles so something like plugs is needed for interconnections. Plugs used in contact holes are called contact plugs, while via plugs are used in vias. Recently, a variety of material systems and structures of plugs are developed but accompanying their disadvantages.
- Tungsten (W) formed by a CVD method having advantages of a type of conformal step coverage and a refractory nature is used as material of plugs. If the whole plugs are made by W, the large amount of expensive WF s gas would be exhausted and inevitablyincrease manufacturing cost which loses competitiveness of the product.
- Al material is widely used as interconnection material since it has not only low price but easily accessible.
- the key factor that limits Al in plug application is that Al atoms may diffuse into underlying silicon substrate (i.e. source/drain regions of field effect transistors) in following high temperature processes such as metal sputtering and thus form Al pits with a shape of spike which causes a leakage current of source/drain regions and a reliability problem.
- a barrier metal layer such as TiN is conventionally formed beneath Al layer to prevent Al atoms from diffusion into silicon substrate.
- a TiN layer may be formed by a variety of methods. For example, it is formed by reactive sputtering Ti target in N 2 ambient. Or, it is formed by first depositing Ti layer by a sputtering method and then annealed by a rapid thermal nitridation in a N 2 or NH 3 ambient.
- FIG. 1 is a cross-sectional view of a conventional plug structure; wherein 1 is a silicon substrate or a patterned metal layer and 2 is an IMD layer having a contact hole or a via 21. For description convenience, a contact hole is also called a via hereinafter.
- a via 21 shown in FIG. 1 resembling a recess with circular cross section is first formed on an IMD layer 2 and then filled with interconnection material of TiN layer 3 and Al layer 4.
- a TiN layer 3 has a type of poor step coverage; for example, if a TiN layer is deposited to a thickness of 100 angstroms in a recess with diameter of 0.6 ⁇ and aspect ratio (height/width) larger than 3, there would be a very thin region occurred in the corner of a recess, shown as ⁇ of FIG. 1 and thus causes the TiN layer to lose its barrier function.
- an alternative method is that it is replaced by W material for having not only a type of conformal step coverage but a refractory nature.
- W is a chemical product of expensive WF 6 gas so this method would increase manufacturing cost and make it unfavorable to mass production.
- a fabricating method of a via structure having a type of conformal step coverage, effectively preventing Al diffusion, and having a low manufacturing cost is urgently needed and the present invention provides a novel method to meet this requirement.
- an object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug providing effective prevention of Al diffusion.
- a further object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug having a type of conformal step coverage and thus rasing production yield.
- a still further object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug which reduces manufacturing cost to make it feasible for mass production.
- a barrier metal layer according to the present invention is a stacked structure comprising a top layer of Tungsten (W) formed by a Chemical Vapor Deposition (CVD) method and a bottom layer of TiN. Then, a Al interconnection layer deposited at high temperature fills a plug and finishes a plug structure having advantages of low manufacturing cost and full prevention of Al diffusion.
- W Tungsten
- CVD Chemical Vapor Deposition
- FIG. 1 is a cross-sectional view of a conventional plug structure.
- FIG. 2 is a cross-sectional view of a novel plug structure according to the present invention.
- FIG. 2 is a cross-sectional view of a plug structure according to the present invention.
- an IMD layer 2 is deposited over a silicon substrate 1 (the silicon substrate can be replaced by a patterned metal layer in a via structure case) and the material of an IMD layer 2 can be selected from the group consisting of silicon dioxide. Phosphosilicate Glass (PSG), and Boron-Phosphosilicate Glass (BPSG).
- PSG Phosphosilicate Glass
- BPSG Boron-Phosphosilicate Glass
- a via 21 is formed after standard photolithography processes including exposure and developing and then etching an IMD layer 2 using a patterned photoresist as a mask.
- a barrier metal layer 3 is formed over the IMD layer 2 and a via 21 to a thickness of 100 angstroms; wherein a barrier metal layer is TiN and its forming method is described previously.
- a TiN layer can be formed by reactive sputtering Ti target in N 2 ambient or formed by first depositing Ti layer by a sputtering method and then annealed by a rapid thermal nitridation in N 2 or NH 3 ambient.
- a W layer 31 is then deposited over the barrier metal layer 3 by a CVD method to a thickness of 500 A.
- the W layer 31 not only ameliorates step coverage of TiN layer but also provides a full prevention of Al diffusion when combined with the underlying TiN layer 3; thereby, the problem of Al pits occurred in source/drain regions is solved and thus eliminates a leakage current in devices and the reliability problem.
- the thickness of W layer 31 according to the invention is much thinner than that of W layer in a conventional plug structure, its manufacturing cost according to the invention can be remarkably reduced.
- a hot Al layer 4 is deposited over the W layer 31 at a high temperature which is above the melting point of aluminum ° C. and used as an interconnection layer.
- a plug structure according to the invention has a type of conformal step coverage, thereby remarkably increasing production yield.
- the metal diffusion of interconnection layer such as Al atoms can be totally prevented, thereby eliminating Al pits and a leakage current occurred in the source/drain regions of field effect transistors which is favorable to rasing reliability of devices.
- the manufacturing cost according to the invention can be remarkably reduced since the thickness of W layer is much thinner than that of the conventional art which is favorable to remarkably reduce the expenditure of WF 6 gas.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
The present invention relates to a method of forming a barrier metal layer for a hot Al plug and its structure and more particularly to remarkably ameliorate the performance of a barrier metal layer preventing Al metal used as an interconnection layer from diffusing into a silicon substrate. A barrier metal layer according to the present invention is a stacked structure comprising a top layer of Tungsten (W) formed by a Chemical Vapor Deposition (CVD) method and a bottom layer of TiN. Then, a Al interconnection layer deposited at high temperature fills a plug and finishes a plug structure having advantages of low manufacturing cost and full prevention of Al diffusion.
Description
This application is a Continuation of application Ser. No. 08/691,677, filed on Aug. 2, 1996, now abandoned.
The dimension of IC chips becomes more miniature to meet the demand for higher integration density and thus results in more narrow line width from micrometer to submicrometer. A multilevel metalization structure is needed to fulfill the requirement of complicated metal interconnections to save interconnecting occupation area.
An Inter Metal Dielectric (IMD) layer is sandwiched between metal layers for a purpose of their isolation and a plurality of of vias formed on an IMD layer is used as their interconnections. The first metal layer of a multilevel metalization structure is formed over source/drain regions of field effect transistors and opening of first metal layer is not called vias but contact holes. The outlooking shape of both contact holes and vias resembles mouths of bottles so something like plugs is needed for interconnections. Plugs used in contact holes are called contact plugs, while via plugs are used in vias. Recently, a variety of material systems and structures of plugs are developed but accompanying their disadvantages. Tungsten (W) formed by a CVD method having advantages of a type of conformal step coverage and a refractory nature is used as material of plugs. If the whole plugs are made by W, the large amount of expensive WFs gas would be exhausted and inevitablyincrease manufacturing cost which loses competitiveness of the product. While Al material is widely used as interconnection material since it has not only low price but easily accessible. However, the key factor that limits Al in plug application is that Al atoms may diffuse into underlying silicon substrate (i.e. source/drain regions of field effect transistors) in following high temperature processes such as metal sputtering and thus form Al pits with a shape of spike which causes a leakage current of source/drain regions and a reliability problem.
In order to solve Al pits, a barrier metal layer such as TiN is conventionally formed beneath Al layer to prevent Al atoms from diffusion into silicon substrate. A TiN layer may be formed by a variety of methods. For example, it is formed by reactive sputtering Ti target in N2 ambient. Or, it is formed by first depositing Ti layer by a sputtering method and then annealed by a rapid thermal nitridation in a N2 or NH3 ambient. FIG. 1 is a cross-sectional view of a conventional plug structure; wherein 1 is a silicon substrate or a patterned metal layer and 2 is an IMD layer having a contact hole or a via 21. For description convenience, a contact hole is also called a via hereinafter. A via 21 shown in FIG. 1 resembling a recess with circular cross section is first formed on an IMD layer 2 and then filled with interconnection material of TiN layer 3 and Al layer 4. However, a TiN layer 3 has a type of poor step coverage; for example, if a TiN layer is deposited to a thickness of 100 angstroms in a recess with diameter of 0.6 μ and aspect ratio (height/width) larger than 3, there would be a very thin region occurred in the corner of a recess, shown as Δ of FIG. 1 and thus causes the TiN layer to lose its barrier function.
For solving said problem of TiN layer, an alternative method is that it is replaced by W material for having not only a type of conformal step coverage but a refractory nature. However, W is a chemical product of expensive WF6 gas so this method would increase manufacturing cost and make it unfavorable to mass production. Hence, a fabricating method of a via structure having a type of conformal step coverage, effectively preventing Al diffusion, and having a low manufacturing cost is urgently needed and the present invention provides a novel method to meet this requirement.
Therefore, an object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug providing effective prevention of Al diffusion.
A further object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug having a type of conformal step coverage and thus rasing production yield.
A still further object of the invention is to provide a method of forming a barrier metal layer for a hot Al plug which reduces manufacturing cost to make it feasible for mass production.
A barrier metal layer according to the present invention is a stacked structure comprising a top layer of Tungsten (W) formed by a Chemical Vapor Deposition (CVD) method and a bottom layer of TiN. Then, a Al interconnection layer deposited at high temperature fills a plug and finishes a plug structure having advantages of low manufacturing cost and full prevention of Al diffusion.
The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein
FIG. 1 is a cross-sectional view of a conventional plug structure.
FIG. 2 is a cross-sectional view of a novel plug structure according to the present invention,
FIG. 2 is a cross-sectional view of a plug structure according to the present invention. For description convenience, there is only one via shown in FIG. 2 rather than a plurality of vias substantially formed on an IMD layer 2. Referring to FIG. 2, an IMD layer 2 is deposited over a silicon substrate 1 (the silicon substrate can be replaced by a patterned metal layer in a via structure case) and the material of an IMD layer 2 can be selected from the group consisting of silicon dioxide. Phosphosilicate Glass (PSG), and Boron-Phosphosilicate Glass (BPSG). Subsequently, a via 21 is formed after standard photolithography processes including exposure and developing and then etching an IMD layer 2 using a patterned photoresist as a mask. Next, a barrier metal layer 3 is formed over the IMD layer 2 and a via 21 to a thickness of 100 angstroms; wherein a barrier metal layer is TiN and its forming method is described previously. As described in foregoing article, a TiN layer can be formed by reactive sputtering Ti target in N2 ambient or formed by first depositing Ti layer by a sputtering method and then annealed by a rapid thermal nitridation in N2 or NH3 ambient.
As a result, several features that the conventional art can not achieve are accomplished by the present invention as concluded as follows:
1. A plug structure according to the invention has a type of conformal step coverage, thereby remarkably increasing production yield.
2. Using the combination of W layer and TiN layer as a barrier metal layer according to the invention, the metal diffusion of interconnection layer such as Al atoms can be totally prevented, thereby eliminating Al pits and a leakage current occurred in the source/drain regions of field effect transistors which is favorable to rasing reliability of devices.
3. The manufacturing cost according to the invention can be remarkably reduced since the thickness of W layer is much thinner than that of the conventional art which is favorable to remarkably reduce the expenditure of WF6 gas.
Although the preferred embodiment of the invention has been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention, as disclosed in the accompanying claims.
Claims (5)
1. In a method for forming plugs which comprises the steps of depositing an intermetal dielectric layer over a silicon substrate or a patterned metal layer; and forming vias of said intermetal dielectric layer; wherein the improvement comprises:
a. forming a multiple layered barrier layer on said vias wherein said barrier layer consists of a TiN layer and a W layer and said barrier layer is formed by coating said vias with said TiN layer and depositing said W layer on said TiN layer; and then
b. filling said vias with aluminum to form said plugs by depositing aluminum on said W layer, wherein said aluminum is deposited at a temperature above the melting point of aluminum.
2. The method of claim 1 wherein the material of the intermetal dielectric layer is selected from the group consisting of silicon dioxide, PSG, and BPSG.
3. The method of claim 1 wherein the material of the intermetal dielectric layer is selected from the group consisting of silicon dioxide, PSG, and BPSG; and said intermetal dielectric layer is deposited on a silicon substrate.
4. The method of claim 1 wherein the material of the intermetal dielectric layer is selected from the group consisting of silicon dioxide, PSG and BPSG; and the deposition of the intermetal dielectric layer is over a patterned metal layer.
5. The method of claim 1 wherein the deposited W has a thickness of about 500 angstroms and the deposited TiN has a thickness of about 100 angstroms.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/960,108 US5963830A (en) | 1996-08-02 | 1997-10-27 | Method of forming a TiN/W barrier layer for a hot Al plug |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US69167796A | 1996-08-02 | 1996-08-02 | |
| US08/960,108 US5963830A (en) | 1996-08-02 | 1997-10-27 | Method of forming a TiN/W barrier layer for a hot Al plug |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US69167796A Continuation | 1996-08-02 | 1996-08-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US5963830A true US5963830A (en) | 1999-10-05 |
Family
ID=24777507
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/960,108 Expired - Lifetime US5963830A (en) | 1996-08-02 | 1997-10-27 | Method of forming a TiN/W barrier layer for a hot Al plug |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | US5963830A (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6660661B1 (en) | 2002-06-26 | 2003-12-09 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
| US6770566B1 (en) | 2002-03-06 | 2004-08-03 | Cypress Semiconductor Corporation | Methods of forming semiconductor structures, and articles and devices formed thereby |
| US6977217B1 (en) | 2002-12-03 | 2005-12-20 | Cypress Semiconductor Corporation | Aluminum-filled via structure with barrier layer |
| US7018942B1 (en) | 2002-06-26 | 2006-03-28 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
| US7026235B1 (en) | 2002-02-07 | 2006-04-11 | Cypress Semiconductor Corporation | Dual-damascene process and associated floating metal structures |
| US7192867B1 (en) | 2002-06-26 | 2007-03-20 | Cypress Semiconductor Corporation | Protection of low-k dielectric in a passivation level |
| US7227212B1 (en) | 2002-01-29 | 2007-06-05 | Cypress Semiconductor Corporation | Method of forming a floating metal structure in an integrated circuit |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4884123A (en) * | 1987-02-19 | 1989-11-28 | Advanced Micro Devices, Inc. | Contact plug and interconnect employing a barrier lining and a backfilled conductor material |
| US5070391A (en) * | 1989-11-30 | 1991-12-03 | Sgs-Thomson Microelectronics, Inc. | Semiconductor contact via structure and method |
| US5358901A (en) * | 1993-03-01 | 1994-10-25 | Motorola, Inc. | Process for forming an intermetallic layer |
| US5389194A (en) * | 1993-02-05 | 1995-02-14 | Lsi Logic Corporation | Methods of cleaning semiconductor substrates after polishing |
| US5514622A (en) * | 1994-08-29 | 1996-05-07 | Cypress Semiconductor Corporation | Method for the formation of interconnects and landing pads having a thin, conductive film underlying the plug or an associated contact of via hole |
| US5521121A (en) * | 1995-04-03 | 1996-05-28 | Taiwan Semiconductor Manufacturing Company | Oxygen plasma etch process post contact layer etch back |
| US5527736A (en) * | 1995-04-03 | 1996-06-18 | Taiwan Semiconductor Manufacturing Co. | Dimple-free tungsten etching back process |
-
1997
- 1997-10-27 US US08/960,108 patent/US5963830A/en not_active Expired - Lifetime
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4884123A (en) * | 1987-02-19 | 1989-11-28 | Advanced Micro Devices, Inc. | Contact plug and interconnect employing a barrier lining and a backfilled conductor material |
| US5070391A (en) * | 1989-11-30 | 1991-12-03 | Sgs-Thomson Microelectronics, Inc. | Semiconductor contact via structure and method |
| US5389194A (en) * | 1993-02-05 | 1995-02-14 | Lsi Logic Corporation | Methods of cleaning semiconductor substrates after polishing |
| US5358901A (en) * | 1993-03-01 | 1994-10-25 | Motorola, Inc. | Process for forming an intermetallic layer |
| US5514622A (en) * | 1994-08-29 | 1996-05-07 | Cypress Semiconductor Corporation | Method for the formation of interconnects and landing pads having a thin, conductive film underlying the plug or an associated contact of via hole |
| US5521121A (en) * | 1995-04-03 | 1996-05-28 | Taiwan Semiconductor Manufacturing Company | Oxygen plasma etch process post contact layer etch back |
| US5527736A (en) * | 1995-04-03 | 1996-06-18 | Taiwan Semiconductor Manufacturing Co. | Dimple-free tungsten etching back process |
Non-Patent Citations (2)
| Title |
|---|
| Silicon Processing for the VLSI Era, Volume 1 Process Technology, Wolf, S. and R.N. Tauber, Lattice Press, pp. 332 & 369, 1986. * |
| Silicon Processing for the VLSI Era, Volume 1--Process Technology, Wolf, S. and R.N. Tauber, Lattice Press, pp. 332 & 369, 1986. |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7227212B1 (en) | 2002-01-29 | 2007-06-05 | Cypress Semiconductor Corporation | Method of forming a floating metal structure in an integrated circuit |
| US7026235B1 (en) | 2002-02-07 | 2006-04-11 | Cypress Semiconductor Corporation | Dual-damascene process and associated floating metal structures |
| US6770566B1 (en) | 2002-03-06 | 2004-08-03 | Cypress Semiconductor Corporation | Methods of forming semiconductor structures, and articles and devices formed thereby |
| US6660661B1 (en) | 2002-06-26 | 2003-12-09 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
| US6841878B1 (en) | 2002-06-26 | 2005-01-11 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
| US7018942B1 (en) | 2002-06-26 | 2006-03-28 | Cypress Semiconductor Corporation | Integrated circuit with improved RC delay |
| US7192867B1 (en) | 2002-06-26 | 2007-03-20 | Cypress Semiconductor Corporation | Protection of low-k dielectric in a passivation level |
| US6977217B1 (en) | 2002-12-03 | 2005-12-20 | Cypress Semiconductor Corporation | Aluminum-filled via structure with barrier layer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5356836A (en) | Aluminum plug process | |
| US6028000A (en) | Method of forming contact plugs in semiconductor device having different sized contact holes | |
| US5677238A (en) | Semiconductor contact metallization | |
| US6004876A (en) | Low resistance interconnect for a semiconductor device and method of fabricating the same | |
| US5569618A (en) | Method for planarizing insulating film | |
| US20040235290A1 (en) | Semiconductor device with tapered contact hole and wire groove | |
| US5332693A (en) | Method for manufacturing aluminum wired layer for interconnecting device to device in a semiconductor device | |
| US5895267A (en) | Method to obtain a low resistivity and conformity chemical vapor deposition titanium film | |
| JP2769331B2 (en) | Method for manufacturing semiconductor integrated circuit | |
| US6864137B2 (en) | MIM capacitor with diffusion barrier | |
| US5963830A (en) | Method of forming a TiN/W barrier layer for a hot Al plug | |
| US5851915A (en) | Method of manufacturing a semiconductor device through a reduced number of simple processes at a relatively low cost | |
| US20030003404A1 (en) | Method for manufacturing multi-level interconnections with dual damascene process | |
| US6586347B1 (en) | Method and structure to improve the reliability of multilayer structures of FSG (F-doped SiO2) dielectric layers and metal layers in semiconductor integrated circuits | |
| JP2001044205A (en) | Semiconductor element including copper wiring layer and manufacture of the same | |
| JP3097839B2 (en) | Semiconductor device and manufacturing method thereof | |
| US6756676B2 (en) | Semiconductor device and method of manufacturing the same | |
| KR100297901B1 (en) | Low RC Multilevel Wiring Method for High Performance Integrated Circuits | |
| JP3325714B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| US6197684B1 (en) | Method for forming metal/metal nitride layer | |
| KR100263577B1 (en) | Semiconductor device | |
| JP2000040673A (en) | Semiconductor device and manufacturing method | |
| JPH0974095A (en) | Fabrication of semiconductor device | |
| KR100237016B1 (en) | Method for manufacturing metal wiring of semiconductor device | |
| KR0147598B1 (en) | Method for forming wiring layer in semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: PROMOS TECHNOLOGIES INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOSEL VITELIC, INC.;REEL/FRAME:015334/0772 Effective date: 20040427 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| FPAY | Fee payment |
Year of fee payment: 12 |
|
| SULP | Surcharge for late payment |
Year of fee payment: 11 |