[go: up one dir, main page]

US5144409A - Isotopically enriched semiconductor devices - Google Patents

Isotopically enriched semiconductor devices Download PDF

Info

Publication number
US5144409A
US5144409A US07/615,425 US61542590A US5144409A US 5144409 A US5144409 A US 5144409A US 61542590 A US61542590 A US 61542590A US 5144409 A US5144409 A US 5144409A
Authority
US
United States
Prior art keywords
semiconductor structure
region
isotopically enriched
semiconductor
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/615,425
Inventor
Tso-Ping Ma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yale University
Original Assignee
Yale University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yale University filed Critical Yale University
Priority to US07/615,425 priority Critical patent/US5144409A/en
Assigned to YALE UNIVERSITY reassignment YALE UNIVERSITY ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: MA, TSO-PING
Priority to AU87619/91A priority patent/AU8761991A/en
Priority to PCT/US1991/006424 priority patent/WO1992004731A1/en
Application granted granted Critical
Publication of US5144409A publication Critical patent/US5144409A/en
Priority to US08/270,394 priority patent/US5442191A/en
Assigned to A&R MATERIALS, INC. NOW KNOWN AS: ISONICS CORPORATION reassignment A&R MATERIALS, INC. NOW KNOWN AS: ISONICS CORPORATION OPTION AGREEMENT TO EXCLUSIVE LICENSE + COVER LETTER Assignors: YALE UNIVERSITY
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/822—Materials of the light-emitting regions
    • H10H20/826—Materials of the light-emitting regions comprising only Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/822—Materials of the light-emitting regions
    • H10H20/824—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/024—Arrangements for thermal management
    • H01S5/02461—Structure or details of the laser chip to manipulate the heat flow, e.g. passive layers in the chip with a low heat conductivity

Definitions

  • the invention relates to semiconductor devices fabricated from semiconductor materials, such as silicon.
  • Silicon an abundantly available element in nature, has become one of the most commonly used materials for fabricating electrical and electro-optical devices.
  • silicon is primarily composed of three isotopes of silicon, namely, 92.2% 28 Si, 4.7% 29 Si, and 3.1% 30 Si, which is also roughly the composition of the silicon crystals used by the silicon device industry. Due to its many desirable properties, in comparison to other semiconductors, not the least of which is the ability to easily grow SiO 2 insulation layers on it, silicon has provided the foundation upon which a semiconductor industry has been built.
  • Devices fabricated on single-crystal silicon have performance characteristics that are governed by the electrical and physical properties of the silicon itself. Some of the important properties of the single-crystal silicon which affect device characteristics are carrier mobilities, energy band gap, effective mass of the carriers, and thermal conductivity. Carrier mobilities, for example, govern signal transit times and thus place a limit on device speed. Thermal conductivity, on the other hand, governs power dissipation which, in turn, places an upper limit on the packing densities achievable for devices on a chip or the amount of power that can safely be generated in the circuit without significantly degrading circuit performance.
  • the electrical and physical properties of the silicon often place serious limits on what is ultimately achievable from such devices.
  • the speed limitations inherent in silicon-based devices caused engineers to shift from silicon to other semiconductor materials, such as GaAs, which exhibit substantially higher carrier mobilities and thus are capable of performance at higher frequencies.
  • the electron mobility in GaAs is over five times greater than that the carrier mobilities typically associated with silicon. This shift to GaAs was felt necessary in spite of the greater technological difficulties associated with fabricating devices from GaAs as compared to silicon. For example, it is appreciably more difficult to grow single-crystal GaAs and to form useful insulating layers on the GaAs.
  • the invention is a semiconductor structure including a single-crystal region composed of an isotopically enriched semiconductor material, and a semiconductor device formed in the isotopically enriched semiconductor region.
  • the semiconductor structure also includes a substrate and the isotopically enriched semiconductor region is formed as a layer on one surface of the substrate.
  • the semiconductor material is selected from among the group consisting of silicon, germanium and GaAs.
  • the silicon region has a higher proportion of one of the isotopes of Si than is present in naturally occurring silicon (e.g., it is composed of at least 98% 28 Si).
  • the germanium region has a higher proportion of one of the isotopes of Ge than is present in naturally occurring germanium (e.g., it is composed of at least 98% 74 Ge)
  • the gallium in the GaAs region has a higher proportion of one of the isotopes of Ga than is present in naturally occurring gallium (e.g., it is composed of at least 98% 69 Ga).
  • the semiconductor device is either an electro-optical device or an opto-electronic device.
  • the semiconductor structure further includes an integrated circuit fabricated in the isotopically enriched semiconductor region.
  • the isotopically enriched semiconductor region primarily serves to provide heat dissipation for the device.
  • the invention is a method for fabricating a semiconductor structure including the steps of forming a single-crystal region composed of isotopically enriched semiconductor material, and fabricating a semiconductor device in the isotopically enriched region.
  • the isotopically enriched semiconductor region is formed as a layer on one surface of a substrate by means of epitaxial deposition.
  • the semiconductor material is selected from a group consisting of silicon, germanium and GaAs.
  • the silicon region has a higher proportion of one of the isotopes of Si than is present in naturally occurring silicon (e.g., it is composed of at least 98% 28 Si).
  • the germanium region has a higher proportion of one of the isotopes of Ge than is present in naturally occurring germanium (e.g., it is composed of at least 98% 74 Ge).
  • GaAs the gallium in the GaAs region has a higher proportion of one of the isotopes of Ga than is present in naturally occurring gallium (e.g., it is composed of at least 98% 69 Ga).
  • the invention is a semiconductor structure including an isotopically enriched single-crystal silicon region composed of at least 98% 28 Si.
  • the semiconductor structure also includes a substrate and the isotopically enriched silicon region is formed on one surface of the substrate.
  • the invention is a semiconductor structure including an isotopically enriched single-crystal GaAs region in which the gallium is composed of at least 98% 69 Ga.
  • the semiconductor structure also includes a substrate and the isotopically enriched GaAs region is formed on one surface of the substrate.
  • Isotopically enriched single-crystal silicon will exhibit significantly higher carrier mobilities and thermal conductivity than single-crystal silicon made from the sources of naturally occurring silicon.
  • Higher carrier mobilities mean that devices fabricated from the isotopically enriched silicon will exhibit faster device speeds and higher frequency performance than was previously possible using conventional compositions of silicon. Higher carrier mobilities also imply lower resistivity and thus lower heat generation within the material.
  • higher thermal conductivity means that the isotopically enriched silicon devices will exhibit better heat dissipation, thereby making it possible to increase device packing densities within integrated circuit chips and to increase power output per unit area of power devices.
  • the invention has applicability in device structures, such as, semiconductor laser arrays, which utilize silicon substrates or silicon layers primarily for heat dissipation. Using the invention in those cases will improve the thermal performance of the devices and also make higher packing densities possible.
  • isotopically enriched versions of those materials will exhibit higher carrier mobilities and higher thermal conductivities.
  • isotopically enriched silicon using such isotopically enriched semiconductors for device fabrication will produce devices which exhibit improved performance in ways which relate to the higher carrier mobilities and higher thermal conductivities.
  • FIG. 1 is a cross-section of a representational portion of wafer on which an integrated circuit is fabricated.
  • FIG. 2 is a schematic representation of a molecular beam epitaxy system for depositing a layer of isotopically enriched silicon
  • FIG. 3 is a double-heterostructure laser made from isotopically enriched GaAs.
  • FIG. 4 is a diode made from isotopically enriched Ge.
  • N-type epitaxial layer 4 is a single-crystal silicon layer composed of isotopically enriched silicon in which the percentage of 28 Si is greater than the percentage of that isotope typically found in naturally occurring sources of silicon. More specifically, the percentage of 28 Si is greater than at least 94% and more preferably is greater than 98%, with the aggregate of other isotopes of silicon, namely, 29 Si and 30 Si, being reduced accordingly.
  • a material is defined to be single-crystal if it has single-crystal structure over a distance that is larger than the dimensions of the devices that are or will be fabricated using that silicon material
  • MOSFET 8 metal-oxide-semiconductor field effect transistor
  • NPN bipolar transistor 10 each of which is isolated from the other and from other devices on the chip by p + -type regions 12 that are diffused through epitaxial layer 4 into substrate 6.
  • MOSFET 8 is a conventionally designed device including a drain metallization 14 in contact with a p + -type drain region 16, a source metallization 18 in contact with a p + -type source region 20 and a gate metallization 22 isolated from electrical contact with epitaxial layer 4 by a SiO 2 layer 24.
  • NPN transistor 10 is also of conventional design and includes a collector metallization 26 in contact with an n + -type region 28, a base metallization 30 in contact with a p-type base region 32 and an emitter metallization 34 in contact with an n + -type emitter region 36.
  • integrated circuit 2 including MOSFET 8 and NPN 10
  • integrated circuit 2 may be produced by any of the device fabrication techniques familiar to those skilled in the art and with any of the materials commonly used to fabricate such circuits. These techniques include, for example, diffusion, ion implantation, and other well known particle beam techniques.
  • diffusion for example, diffusion, ion implantation, and other well known particle beam techniques.
  • C. W. Pearce in Chapter 2 of VLSI Technology, edited by S. M. Sze and published by McGraw-Hill, 1983
  • W. R. Runyan and K. E. Bean in Chapter 7 of Semiconductor Integrated Circuit Processing Technology, published by Addison-Wesley, 1990
  • epitaxial layer 4 may also be formed by using any of the epitaxial techniques known to those skilled in the art, including, for example, chemical vapor deposition (CVD), high vacuum CVD, molecular beam epitaxy (MBE), implantation/recrystallization, and RF sputtering.
  • CVD chemical vapor deposition
  • MBE molecular beam epitaxy
  • implantation/recrystallization implantation/recrystallization
  • RF sputtering RF sputtering.
  • the percentage of 28 Si in the silicon source material should, of course, be equal to whatever proportion of that isotope is desired in epitaxial layer 4.
  • a source in which 28 Si is present in that proportion can be obtained from commercial suppliers such as, for example, Oak Ridge National Laboratories in Oak Ridge, Tenn. or Atomergic Chemetals in Farmingdale, N.Y.
  • the appropriate form of the source material i.e., whether it is powdered, gaseous or liquid, depends upon the technique being used to grow the epitaxial layer.
  • a powdered or solid bulk source of isotopically enriched silicon is appropriate.
  • a gaseous source such as, for example, silane, disilane or silicon tetrachloride, would be more appropriate.
  • the isotopically enriched silicon is obtained in powdered or solid form, any of the other forms can readily be produced using known techniques.
  • FIG. 2 illustrates the basic components of an MBE system for growing an epitaxial layer of isotopically enriched silicon on a silicon substrate 50.
  • the system includes a chamber 52 connected to a vacuum pump 54 which establishes the required vacuum in chamber 52. Inside chamber 52, a support 56 holds silicon substrate 50 that is heated by a heating element 58 to an appropriate temperature for MBE.
  • An electron beam gun 60 generates an e-beam 62 that heats up and vaporizes a source 64 of isotopically enriched silicon 60, thereby generating a molecular beam 66 of silicon that deposits an epitaxial layer on substrate 50.
  • a dopant effusion cell 68 may be used to introduce a dopant into the epitaxial layer as it is being grown. The supply of dopant from effusion cell 68 is controlled by a mechanical shutter 72.
  • the deposition process is continued until an epitaxial layer of desired thickness is achieved, e.g. 2-3 microns for power devices or sub-micron thicknesses for high frequency devices.
  • the operating parameters during deposition such as chamber pressure, the temperature of substrate 50, the temperature of effusion cell 68, the dopant source material used in effusion cell 68 and the duration of the growth cycle may be the same as those which are commonly used to deposit epitaxial layers of ordinary silicon and are well known to those skilled in the art.
  • the epitaxial layer is grown by ion implantation, it may not be necessary to use a source of isotopically enriched silicon.
  • a mass separator could be used in the ion implantation equipment to select the 28 Si from the ion stream and to exclude the other isotopes of silicon.
  • Ion implantation techniques typically generate amorphous layers which must recrystallized by using a high temperature anneal. Since the recrystallization may not eliminate all of the defects in the epitaxial layer, the benefits of using an isotopically enriched layer (i.e. the improved carrier mobilities and the thermal conductivities) could be masked by these residual defects.
  • wafers made entirely of isotopically enriched silicon may be used. Such wafers may be cut from single-crystal silicon grown from a source of isotopically enriched silicon by any of the known crystal growing techniques, including, for example, the commonly used Czochralski technique.
  • isotopically enriched silicon can be used to replace materials currently used to provide heat sinking in some semiconductor devices such as, for example, semiconductor laser arrays.
  • isotopically enriched semiconductor materials such as, Ge, Ge-Si, and GaAs.
  • isotopically enriched silicon such other isotopically enriched semiconductors will exhibit improved carrier mobilities and thermal conductivity. If such materials are used for device fabrication, the resulting devices will exhibit improvements in device performance corresponding to the higher carrier mobilities and thermal conductivities.
  • germanium In its naturally occurring form, germanium is composed of about 7.8% 76 Ge, 36.5% 74 Ge, 7.8% 73 Ge, 27.5% 72 Ge, and 20.5% 70 Ge. Whereas, gallium in its naturally occurring form is composed of about 60.4% 69 Ga and 39.6% 71 Ga. Isotopically enriched forms of these materials include any composition in which the percentage of one isotope is increased in comparison to all other isotopes. Reducing the presence of other isotopes (i.e., increasing the isotopic purity of he material) will increase both the carrier mobilities and thermal conductivity of the resulting material.
  • isotopically enriched material in which the other isotopes represent less than 6%, and more preferably, less than 2% of the composition.
  • isotopically enriched germanium for use in device fabrication might include more than 94% 74 Ge and less than 6% of the other isotopes of Ge.
  • isotopically enriched gallium in GaAs that is used for device fabrication might include more than 94% 69 Ga and less than 6% of 71 Ga.
  • the isotope that was present in the naturally occurring semiconductor in the greatest proportions was selected as the dominant one in the enriched material. Note, however, that the objective is to reduce the presence all but one isotope. Therefore, any of the isotopes could be selected as the dominant isotope in the enriched material.
  • isotopically enriched source material i.e., powdered semiconductor material
  • isotopically enriched source material can also be obtained from commercial suppliers who may use known techniques to produce the material.
  • devices may be fabricated from it by using any of the commonly known device fabrication technologies that are currently used to produce devices from the naturally occurring compositions of the semiconductor materials.
  • examples of commonly used fabrication technologies for GaAs and germanium include molecular beam epitaxy (MBE) and organometallic chemical vapor deposition (OMCVD).
  • the devices which may be constructed using the isotopically enriched semiconductor materials include all of the devices currently being fabricated using the naturally occurring semiconductor materials.
  • GaAs has commonly been used to build lasers (i.e., opto-electronic devices) such as the double-heterostructure laser 30 shown in FIG. 3, MESFET's (metal-semiconductor field effect transistors), and schottky devices and germanium has been used alone to construct germanium a variety of junction devices, such as diode 40 in FIG. 4, and in combination with silicon to construct multilayer Si-Ge structures.
  • lasers i.e., opto-electronic devices
  • MESFET's metal-semiconductor field effect transistors
  • schottky devices and germanium has been used alone to construct germanium a variety of junction devices, such as diode 40 in FIG. 4, and in combination with silicon to construct multilayer Si-Ge structures.
  • isotopically enriched semiconductors in these applications will improve those aspects of

Landscapes

  • Recrystallisation Techniques (AREA)

Abstract

A semiconductor structure including a single-crystal region composed of an isotopically enriched semiconductor material, and a semiconductor device formed in the isotopically enriched semiconductor region.

Description

BACKGROUND OF THE INVENTION
This is a continuation-in-part of application Ser. No. 07/577,526, filed Sep. 5, 1990 abandoned.
The invention relates to semiconductor devices fabricated from semiconductor materials, such as silicon.
Silicon, an abundantly available element in nature, has become one of the most commonly used materials for fabricating electrical and electro-optical devices. In its naturally occurring form, silicon is primarily composed of three isotopes of silicon, namely, 92.2% 28 Si, 4.7% 29 Si, and 3.1% 30 Si, which is also roughly the composition of the silicon crystals used by the silicon device industry. Due to its many desirable properties, in comparison to other semiconductors, not the least of which is the ability to easily grow SiO2 insulation layers on it, silicon has provided the foundation upon which a semiconductor industry has been built.
Devices fabricated on single-crystal silicon have performance characteristics that are governed by the electrical and physical properties of the silicon itself. Some of the important properties of the single-crystal silicon which affect device characteristics are carrier mobilities, energy band gap, effective mass of the carriers, and thermal conductivity. Carrier mobilities, for example, govern signal transit times and thus place a limit on device speed. Thermal conductivity, on the other hand, governs power dissipation which, in turn, places an upper limit on the packing densities achievable for devices on a chip or the amount of power that can safely be generated in the circuit without significantly degrading circuit performance.
As engineers push the performance of the silicon-based devices, the electrical and physical properties of the silicon often place serious limits on what is ultimately achievable from such devices. For example, as signals and data communications advanced into the higher reaches of the frequency domain, the speed limitations inherent in silicon-based devices caused engineers to shift from silicon to other semiconductor materials, such as GaAs, which exhibit substantially higher carrier mobilities and thus are capable of performance at higher frequencies. The electron mobility in GaAs is over five times greater than that the carrier mobilities typically associated with silicon. This shift to GaAs was felt necessary in spite of the greater technological difficulties associated with fabricating devices from GaAs as compared to silicon. For example, it is appreciably more difficult to grow single-crystal GaAs and to form useful insulating layers on the GaAs.
SUMMARY OF THE INVENTION
In general, in one aspect, the invention is a semiconductor structure including a single-crystal region composed of an isotopically enriched semiconductor material, and a semiconductor device formed in the isotopically enriched semiconductor region.
Preferred embodiments include the following features. The semiconductor structure also includes a substrate and the isotopically enriched semiconductor region is formed as a layer on one surface of the substrate. The semiconductor material is selected from among the group consisting of silicon, germanium and GaAs. In the case of silicon, the silicon region has a higher proportion of one of the isotopes of Si than is present in naturally occurring silicon (e.g., it is composed of at least 98% 28 Si). In the case of germanium, the germanium region has a higher proportion of one of the isotopes of Ge than is present in naturally occurring germanium (e.g., it is composed of at least 98% 74 Ge) In the case of GaAs, the gallium in the GaAs region has a higher proportion of one of the isotopes of Ga than is present in naturally occurring gallium (e.g., it is composed of at least 98% 69 Ga).
Also in preferred embodiments, the semiconductor device is either an electro-optical device or an opto-electronic device. The semiconductor structure further includes an integrated circuit fabricated in the isotopically enriched semiconductor region. The isotopically enriched semiconductor region primarily serves to provide heat dissipation for the device.
In general, in another aspect, the invention is a method for fabricating a semiconductor structure including the steps of forming a single-crystal region composed of isotopically enriched semiconductor material, and fabricating a semiconductor device in the isotopically enriched region.
Preferred embodiments include the following features. The isotopically enriched semiconductor region is formed as a layer on one surface of a substrate by means of epitaxial deposition. The semiconductor material is selected from a group consisting of silicon, germanium and GaAs. In the case of silicon, the silicon region has a higher proportion of one of the isotopes of Si than is present in naturally occurring silicon (e.g., it is composed of at least 98% 28 Si). In the case of germanium, the germanium region has a higher proportion of one of the isotopes of Ge than is present in naturally occurring germanium (e.g., it is composed of at least 98% 74 Ge). In the case of GaAs, the gallium in the GaAs region has a higher proportion of one of the isotopes of Ga than is present in naturally occurring gallium (e.g., it is composed of at least 98% 69 Ga).
In yet another aspect, the invention is a semiconductor structure including an isotopically enriched single-crystal silicon region composed of at least 98% 28 Si. The semiconductor structure also includes a substrate and the isotopically enriched silicon region is formed on one surface of the substrate.
In still another aspect, the invention is a semiconductor structure including an isotopically enriched single-crystal GaAs region in which the gallium is composed of at least 98% 69 Ga. The semiconductor structure also includes a substrate and the isotopically enriched GaAs region is formed on one surface of the substrate.
Isotopically enriched single-crystal silicon will exhibit significantly higher carrier mobilities and thermal conductivity than single-crystal silicon made from the sources of naturally occurring silicon. Higher carrier mobilities mean that devices fabricated from the isotopically enriched silicon will exhibit faster device speeds and higher frequency performance than was previously possible using conventional compositions of silicon. Higher carrier mobilities also imply lower resistivity and thus lower heat generation within the material. In addition, higher thermal conductivity means that the isotopically enriched silicon devices will exhibit better heat dissipation, thereby making it possible to increase device packing densities within integrated circuit chips and to increase power output per unit area of power devices. Furthermore, the invention has applicability in device structures, such as, semiconductor laser arrays, which utilize silicon substrates or silicon layers primarily for heat dissipation. Using the invention in those cases will improve the thermal performance of the devices and also make higher packing densities possible.
The same principles and advantages also apply to other semiconductor materials such as Ge and GaAs. That is, isotopically enriched versions of those materials will exhibit higher carrier mobilities and higher thermal conductivities. As in the case of isotopically enriched silicon, using such isotopically enriched semiconductors for device fabrication will produce devices which exhibit improved performance in ways which relate to the higher carrier mobilities and higher thermal conductivities.
Other advantages and features will become apparent from the following description of the preferred embodiment and from the claims.
DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 1 is a cross-section of a representational portion of wafer on which an integrated circuit is fabricated; and
FIG. 2 is a schematic representation of a molecular beam epitaxy system for depositing a layer of isotopically enriched silicon;
FIG. 3 is a double-heterostructure laser made from isotopically enriched GaAs; and
FIG. 4 is a diode made from isotopically enriched Ge.
STRUCTURE
Referring to FIG. 1, integrated circuit 2 is fabricated in an n-type epitaxial layer 4 that is formed on one side of a p-type silicon substrate 6. N-type epitaxial layer 4 is a single-crystal silicon layer composed of isotopically enriched silicon in which the percentage of 28 Si is greater than the percentage of that isotope typically found in naturally occurring sources of silicon. More specifically, the percentage of 28 Si is greater than at least 94% and more preferably is greater than 98%, with the aggregate of other isotopes of silicon, namely, 29 Si and 30 Si, being reduced accordingly. In addition, in this application, a material is defined to be single-crystal if it has single-crystal structure over a distance that is larger than the dimensions of the devices that are or will be fabricated using that silicon material
The illustrated portion of integrated circuit 2 includes a metal-oxide-semiconductor field effect transistor (MOSFET) 8 and an NPN bipolar transistor 10, each of which is isolated from the other and from other devices on the chip by p+ -type regions 12 that are diffused through epitaxial layer 4 into substrate 6. MOSFET 8 is a conventionally designed device including a drain metallization 14 in contact with a p+ -type drain region 16, a source metallization 18 in contact with a p+ -type source region 20 and a gate metallization 22 isolated from electrical contact with epitaxial layer 4 by a SiO2 layer 24.
NPN transistor 10 is also of conventional design and includes a collector metallization 26 in contact with an n+ -type region 28, a base metallization 30 in contact with a p-type base region 32 and an emitter metallization 34 in contact with an n+ -type emitter region 36.
With the exception of epitaxial layer 4, integrated circuit 2, including MOSFET 8 and NPN 10, may be produced by any of the device fabrication techniques familiar to those skilled in the art and with any of the materials commonly used to fabricate such circuits. These techniques include, for example, diffusion, ion implantation, and other well known particle beam techniques. For further discussion of such techniques, see, for example, C. W. Pearce in Chapter 2 of VLSI Technology, edited by S. M. Sze and published by McGraw-Hill, 1983; W. R. Runyan and K. E. Bean in Chapter 7 of Semiconductor Integrated Circuit Processing Technology, published by Addison-Wesley, 1990; and J. W. Mayor and S. S. Lau in Chapter 8 of Electronic Materials Science for Integrated Circuits in Si and GaAs, published by MacMillian, 1990.
Except for the fact that an isotopically enriched silicon source is used, epitaxial layer 4 may also be formed by using any of the epitaxial techniques known to those skilled in the art, including, for example, chemical vapor deposition (CVD), high vacuum CVD, molecular beam epitaxy (MBE), implantation/recrystallization, and RF sputtering. Unless isotope enrichment is built into the epitaxial process, the percentage of 28 Si in the silicon source material should, of course, be equal to whatever proportion of that isotope is desired in epitaxial layer 4. Thus, to form an epitaxial layer having 98% 28 Si, one should use a source in which 28 Si is present in that proportion. Such isotopically enriched silicon sources can be obtained from commercial suppliers such as, for example, Oak Ridge National Laboratories in Oak Ridge, Tenn. or Atomergic Chemetals in Farmingdale, N.Y.
The appropriate form of the source material, i.e., whether it is powdered, gaseous or liquid, depends upon the technique being used to grow the epitaxial layer. Thus, for example, if MBE is used, a powdered or solid bulk source of isotopically enriched silicon is appropriate. Whereas, if a CVD process is used, a gaseous source such as, for example, silane, disilane or silicon tetrachloride, would be more appropriate. If the isotopically enriched silicon is obtained in powdered or solid form, any of the other forms can readily be produced using known techniques.
FIG. 2 illustrates the basic components of an MBE system for growing an epitaxial layer of isotopically enriched silicon on a silicon substrate 50. The system includes a chamber 52 connected to a vacuum pump 54 which establishes the required vacuum in chamber 52. Inside chamber 52, a support 56 holds silicon substrate 50 that is heated by a heating element 58 to an appropriate temperature for MBE. An electron beam gun 60 generates an e-beam 62 that heats up and vaporizes a source 64 of isotopically enriched silicon 60, thereby generating a molecular beam 66 of silicon that deposits an epitaxial layer on substrate 50. A dopant effusion cell 68 may be used to introduce a dopant into the epitaxial layer as it is being grown. The supply of dopant from effusion cell 68 is controlled by a mechanical shutter 72.
The deposition process is continued until an epitaxial layer of desired thickness is achieved, e.g. 2-3 microns for power devices or sub-micron thicknesses for high frequency devices. The operating parameters during deposition such as chamber pressure, the temperature of substrate 50, the temperature of effusion cell 68, the dopant source material used in effusion cell 68 and the duration of the growth cycle may be the same as those which are commonly used to deposit epitaxial layers of ordinary silicon and are well known to those skilled in the art.
During the deposition of the isotopically enriched silicon layer, precautions must be taken to assure that isotopes of silicon other than 28 Si are not introduced into the epitaxial layer. For example, silicon from quartz tubes or containers used in the deposition system could be a source of such contamination if they are permitted to get too hot.
If the epitaxial layer is grown by ion implantation, it may not be necessary to use a source of isotopically enriched silicon. A mass separator could be used in the ion implantation equipment to select the 28 Si from the ion stream and to exclude the other isotopes of silicon. Ion implantation techniques, however, typically generate amorphous layers which must recrystallized by using a high temperature anneal. Since the recrystallization may not eliminate all of the defects in the epitaxial layer, the benefits of using an isotopically enriched layer (i.e. the improved carrier mobilities and the thermal conductivities) could be masked by these residual defects.
Other embodiments are within the following claims. For example, it should be understood that the above example of an integrated circuit was merely illustrative. Although only a MOSFET and an NPN transistor were shown, the invention described herein has applicability to all electronic devices made using single-crystal silicon for which improved carrier mobility and/or improved thermal conductivity would provide a desired benefit. In this case, electronic devices is meant to include both passive devices (e.g., resistors) and active devices (e.g., transistors). The invention also has applicability to particular categories of semiconductor devices such as electro-optical devices including, for example, deflectors and modulators, and opto-electronic devices including, for example, lasers.
In addition, rather than using epitaxial layers made of isotopically enriched silicon, wafers made entirely of isotopically enriched silicon may be used. Such wafers may be cut from single-crystal silicon grown from a source of isotopically enriched silicon by any of the known crystal growing techniques, including, for example, the commonly used Czochralski technique.
In addition, isotopically enriched silicon can be used to replace materials currently used to provide heat sinking in some semiconductor devices such as, for example, semiconductor laser arrays.
Other embodiments use other isotopically enriched semiconductor materials, such as, Ge, Ge-Si, and GaAs. As with isotopically enriched silicon, such other isotopically enriched semiconductors will exhibit improved carrier mobilities and thermal conductivity. If such materials are used for device fabrication, the resulting devices will exhibit improvements in device performance corresponding to the higher carrier mobilities and thermal conductivities.
In its naturally occurring form, germanium is composed of about 7.8% 76 Ge, 36.5% 74 Ge, 7.8% 73 Ge, 27.5% 72 Ge, and 20.5% 70 Ge. Whereas, gallium in its naturally occurring form is composed of about 60.4% 69 Ga and 39.6% 71 Ga. Isotopically enriched forms of these materials include any composition in which the percentage of one isotope is increased in comparison to all other isotopes. Reducing the presence of other isotopes (i.e., increasing the isotopic purity of he material) will increase both the carrier mobilities and thermal conductivity of the resulting material. In general, it is desirable to use isotopically enriched material in which the other isotopes represent less than 6%, and more preferably, less than 2% of the composition. Thus, for example, isotopically enriched germanium for use in device fabrication might include more than 94% 74 Ge and less than 6% of the other isotopes of Ge. Similarly, isotopically enriched gallium in GaAs that is used for device fabrication might include more than 94% 69 Ga and less than 6% of 71 Ga.
In the above examples, the isotope that was present in the naturally occurring semiconductor in the greatest proportions was selected as the dominant one in the enriched material. Note, however, that the objective is to reduce the presence all but one isotope. Therefore, any of the isotopes could be selected as the dominant isotope in the enriched material.
As with silicon, other isotopically enriched source material (i.e., powdered semiconductor material) can also be obtained from commercial suppliers who may use known techniques to produce the material. Once the isotopically enriched source material is obtained, devices may be fabricated from it by using any of the commonly known device fabrication technologies that are currently used to produce devices from the naturally occurring compositions of the semiconductor materials. In addition to the technologies already mentioned for silicon, examples of commonly used fabrication technologies for GaAs and germanium include molecular beam epitaxy (MBE) and organometallic chemical vapor deposition (OMCVD).
The devices which may be constructed using the isotopically enriched semiconductor materials include all of the devices currently being fabricated using the naturally occurring semiconductor materials. For example, GaAs has commonly been used to build lasers (i.e., opto-electronic devices) such as the double-heterostructure laser 30 shown in FIG. 3, MESFET's (metal-semiconductor field effect transistors), and schottky devices and germanium has been used alone to construct germanium a variety of junction devices, such as diode 40 in FIG. 4, and in combination with silicon to construct multilayer Si-Ge structures. Using isotopically enriched semiconductors in these applications will improve those aspects of device performance related to the higher carrier mobilities and the higher thermal conductivities of the enriched materials.

Claims (25)

What is claimed is:
1. A semiconductor structure comprising:
a single-crystal region composed of an isotopically enriched silicon having a higher proportion of the 28 Si isotope than is present in naturally occurring silicon; and
a semiconductor device formed within said isotopically enriched single-crystal region.
2. The semiconductor structure of claim 1 further comprising a substrate and wherein said isotopically enriched semiconductor region is formed on one surface of said substrate.
3. The semiconductor structure of claim 2 wherein said isotopically enriched semiconductor region is a layer formed on one surface of said substrate.
4. The semiconductor structure of claim 1 wherein said single-crystal region is composed of at least 94% 28 Si.
5. The semiconductor structure of claim 4 wherein said single-crystal region is composed of at least 98% 28 Si.
6. The semiconductor structure of claim 1 wherein said isotopically enriched silicon exhibits higher carrier mobilities and/or thermal conductivity in comparison to naturally occurring forms of silicon and wherein said semiconductor device exhibits improved device performance due to said higher carrier mobilities and/or thermal conductivity.
7. A semiconductor structure comprising a single-crystal GaAs region wherein the gallium in said GaAs region is composed of at least 94% of one of the isotopes of Ga.
8. The semiconductor structure of claim 7 further comprising a substrate and wherein said single-crystal GaAs region is formed on one surface of said substrate.
9. The semiconductor structure of claim 7 or 8 wherein the gallium in said single-crystal GaAs region is composed of at least 94% of 69 Ga.
10. The semiconductor structure of claim 9 wherein the proportion of 69 Ga in the gallium in said single-crystal GaAs region is no less than 98%.
11. A semiconductor structure comprising:
a single-crystal region composed of an isotopically enriched germanium; and
a semiconductor device formed by using said isotopically enriched region.
12. The semiconductor structure of claim 11 wherein said single-crystal region has a higher proportion of one of the isotopes of Ge than is present in naturally occurring germanium.
13. The semiconductor structure of claim 12 wherein said single-crystal region has a higher proportion of the 74 Ge isotope than is present in naturally occurring germanium.
14. The semiconductor structure of claim 13 wherein said single-crystal region is composed of at least 94% 74 Ge.
15. The semiconductor structure of claim 14 wherein said single-crystal region is composed of at least 98% 74 Ge.
16. A semiconductor structure comprising:
a single-crystal region composed of an isotopically enriched GaAS; and
a semiconductor device formed by using said isotopically enriched region. PG,29
17. The semiconductor structure of claim 16 wherein the gallium in said single-crystal region has a higher proportion of one of the isotopes of Ga than is present in naturally occurring gallium.
18. The semiconductor structure of claim 17 wherein the gallium in said single-crystal region has a higher proportion of the 69 Ga isotope than is present in naturally occurring germanium.
19. The semiconductor structure of claim 18 wherein the gallium in said single-crystal region is composed of at least 94% 69 Ga.
20. The semiconductor structure of claim 19 wherein said gallium in said single-crystal region is composed of at least 98% 69 Ga.
21. The semiconductor structure of claim 1, 11, or 16 wherein the semiconductor device is an electronic device.
22. The semiconductor structure of claim 1, 11, or 16 wherein the semiconductor device is an electro-optical device.
23. The semiconductor structure of claim 1, 11, or 16 wherein the semiconductor device is an opto-electronic device.
24. The semiconductor structure of claim 1, 11, or 16 further comprising an integrated circuit fabricated in the isotopically enriched semiconductor region.
25. The semiconductor structure of claim 1, 11, or 16 wherein said isotopically enriched semiconductor region primarily serves to provide heat dissipation for said device.
US07/615,425 1990-09-05 1990-11-16 Isotopically enriched semiconductor devices Expired - Lifetime US5144409A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US07/615,425 US5144409A (en) 1990-09-05 1990-11-16 Isotopically enriched semiconductor devices
AU87619/91A AU8761991A (en) 1990-09-05 1991-09-05 Isotopically enriched semiconductor devices
PCT/US1991/006424 WO1992004731A1 (en) 1990-09-05 1991-09-05 Isotopically enriched semiconductor devices
US08/270,394 US5442191A (en) 1990-09-05 1994-07-05 Isotopically enriched semiconductor devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57752690A 1990-09-05 1990-09-05
US07/615,425 US5144409A (en) 1990-09-05 1990-11-16 Isotopically enriched semiconductor devices

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US57752690A Continuation-In-Part 1990-09-05 1990-09-05
US57752690A Continuation 1990-09-05 1990-09-05

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US93276392A Continuation-In-Part 1990-09-05 1992-08-20

Publications (1)

Publication Number Publication Date
US5144409A true US5144409A (en) 1992-09-01

Family

ID=27077269

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/615,425 Expired - Lifetime US5144409A (en) 1990-09-05 1990-11-16 Isotopically enriched semiconductor devices

Country Status (3)

Country Link
US (1) US5144409A (en)
AU (1) AU8761991A (en)
WO (1) WO1992004731A1 (en)

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5917195A (en) * 1995-02-17 1999-06-29 B.A. Painter, Iii Phonon resonator and method for its production
US6034413A (en) * 1997-02-27 2000-03-07 Texas Instruments Incorporated High speed biCMOS gate power for power MOSFETs incorporating improved injection immunity
US6146601A (en) * 1999-10-28 2000-11-14 Eagle-Picher Industries, Inc. Enrichment of silicon or germanium isotopes
US6410941B1 (en) 2000-06-30 2002-06-25 Motorola, Inc. Reconfigurable systems using hybrid integrated circuits with optical ports
US6427066B1 (en) 2000-06-30 2002-07-30 Motorola, Inc. Apparatus and method for effecting communications among a plurality of remote stations
US6462360B1 (en) 2001-08-06 2002-10-08 Motorola, Inc. Integrated gallium arsenide communications systems
US6472694B1 (en) 2001-07-23 2002-10-29 Motorola, Inc. Microprocessor structure having a compound semiconductor layer
US6477285B1 (en) 2000-06-30 2002-11-05 Motorola, Inc. Integrated circuits with optical signal propagation
US6501973B1 (en) 2000-06-30 2002-12-31 Motorola, Inc. Apparatus and method for measuring selected physical condition of an animate subject
US20030013275A1 (en) * 2001-07-05 2003-01-16 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US6555946B1 (en) 2000-07-24 2003-04-29 Motorola, Inc. Acoustic wave device and process for forming the same
US6563118B2 (en) 2000-12-08 2003-05-13 Motorola, Inc. Pyroelectric device on a monocrystalline semiconductor substrate and process for fabricating same
US6585424B2 (en) 2001-07-25 2003-07-01 Motorola, Inc. Structure and method for fabricating an electro-rheological lens
US6589856B2 (en) 2001-08-06 2003-07-08 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices
US6594414B2 (en) 2001-07-25 2003-07-15 Motorola, Inc. Structure and method of fabrication for an optical switch
US20030183159A1 (en) * 2002-03-29 2003-10-02 Canon Kabushiki Kaisha Process for producing single crystal silicon wafers
US6639249B2 (en) 2001-08-06 2003-10-28 Motorola, Inc. Structure and method for fabrication for a solid-state lighting device
US6638838B1 (en) 2000-10-02 2003-10-28 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
US6646293B2 (en) 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US6653658B2 (en) 2001-07-05 2003-11-25 Isonics Corporation Semiconductor wafers with integrated heat spreading layer
US6667196B2 (en) 2001-07-25 2003-12-23 Motorola, Inc. Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method
US6673667B2 (en) 2001-08-15 2004-01-06 Motorola, Inc. Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials
US6673646B2 (en) 2001-02-28 2004-01-06 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US20040004271A1 (en) * 2002-07-01 2004-01-08 Fujitsu Limited Semiconductor substrate and method for fabricating the same
US6693298B2 (en) 2001-07-20 2004-02-17 Motorola, Inc. Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same
US6693033B2 (en) 2000-02-10 2004-02-17 Motorola, Inc. Method of removing an amorphous oxide from a monocrystalline surface
US6709989B2 (en) 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US20040171226A1 (en) * 2001-07-05 2004-09-02 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US20040169225A1 (en) * 2001-07-05 2004-09-02 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US20040227202A1 (en) * 2002-12-02 2004-11-18 Pesavento Philip V. Isotopically enriched piezoelectric devices and method for making the same
US20050287786A1 (en) * 2004-06-23 2005-12-29 Agere Systems Inc. Device and method using isotopically enriched silicon
US20060221474A1 (en) * 2003-09-08 2006-10-05 Kyoko Imai Optical thin film and mirror using the same
US9754786B2 (en) 2010-02-26 2017-09-05 Entegris, Inc. Method and apparatus for enhanced lifetime and performance of ion source in an ion implantation system
US11929421B2 (en) 2020-04-27 2024-03-12 James Dalton Bell Isotope-modified hafnium and semiconductor dielectrics

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU3193995A (en) * 1995-07-13 1997-02-10 Sc Tibesti S.A. Alba Iulia A method of modification of the izotopic ratio of the izotopes introduced in the cubic and hexagonal crystalline nets
WO2021248204A1 (en) * 2020-06-11 2021-12-16 The University Of Melbourne Isotopic purification of silicon

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5593256A (en) * 1979-01-10 1980-07-15 Sony Corp Semiconductor device
JPS61274322A (en) * 1985-05-29 1986-12-04 Mitsubishi Electric Corp Manufacture of semiconductor device
US4628341A (en) * 1984-09-28 1986-12-09 Thomson Csf Integrated circuit structure comprising CMOS transistors having high blocking voltage capability and method of fabrication of said structure
US4721684A (en) * 1984-12-20 1988-01-26 Sgs Microelettronica Spa Method for forming a buried layer and a collector region in a monolithic semiconductor device
JPS63269573A (en) * 1987-04-27 1988-11-07 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device having heterojunction

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5593256A (en) * 1979-01-10 1980-07-15 Sony Corp Semiconductor device
US4628341A (en) * 1984-09-28 1986-12-09 Thomson Csf Integrated circuit structure comprising CMOS transistors having high blocking voltage capability and method of fabrication of said structure
US4721684A (en) * 1984-12-20 1988-01-26 Sgs Microelettronica Spa Method for forming a buried layer and a collector region in a monolithic semiconductor device
JPS61274322A (en) * 1985-05-29 1986-12-04 Mitsubishi Electric Corp Manufacture of semiconductor device
JPS63269573A (en) * 1987-04-27 1988-11-07 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device having heterojunction

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
G. A. Slack, "Effect of Isotopes on Low-Temperature Thermal Conductivity", Physical Review, vol. 105, No. 3, 1957, pp. 829-831.
G. A. Slack, Effect of Isotopes on Low Temperature Thermal Conductivity , Physical Review, vol. 105, No. 3, 1957, pp. 829 831. *
M. W. Browne, "G. E. Sees Breakthroughs From New Diamond", The New York Times, Jul. 11, 1990, p. D6.
M. W. Browne, G. E. Sees Breakthroughs From New Diamond , The New York Times, Jul. 11, 1990, p. D6. *
T. H. Geballe et al., "Isotopic and Other Types of Thermal Resistance in Germanium", Physical Review, vol. 110, 1958, pp. 773-775.
T. H. Geballe et al., Isotopic and Other Types of Thermal Resistance in Germanium , Physical Review, vol. 110, 1958, pp. 773 775. *
T. R. Anthony et al., "Thermal Diffusivity of Isotopically Enriched 12 C Diamond", Physical Review B, vol. 42, No. 2, Jul., 1990, pp. 1104-1110.
T. R. Anthony et al., Thermal Diffusivity of Isotopically Enriched 12 C Diamond , Physical Review B, vol. 42, No. 2, Jul., 1990, pp. 1104 1110. *

Cited By (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5917195A (en) * 1995-02-17 1999-06-29 B.A. Painter, Iii Phonon resonator and method for its production
US6034413A (en) * 1997-02-27 2000-03-07 Texas Instruments Incorporated High speed biCMOS gate power for power MOSFETs incorporating improved injection immunity
US6146601A (en) * 1999-10-28 2000-11-14 Eagle-Picher Industries, Inc. Enrichment of silicon or germanium isotopes
US6693033B2 (en) 2000-02-10 2004-02-17 Motorola, Inc. Method of removing an amorphous oxide from a monocrystalline surface
US6410941B1 (en) 2000-06-30 2002-06-25 Motorola, Inc. Reconfigurable systems using hybrid integrated circuits with optical ports
US6427066B1 (en) 2000-06-30 2002-07-30 Motorola, Inc. Apparatus and method for effecting communications among a plurality of remote stations
US6477285B1 (en) 2000-06-30 2002-11-05 Motorola, Inc. Integrated circuits with optical signal propagation
US6501973B1 (en) 2000-06-30 2002-12-31 Motorola, Inc. Apparatus and method for measuring selected physical condition of an animate subject
US6555946B1 (en) 2000-07-24 2003-04-29 Motorola, Inc. Acoustic wave device and process for forming the same
US6638838B1 (en) 2000-10-02 2003-10-28 Motorola, Inc. Semiconductor structure including a partially annealed layer and method of forming the same
US6563118B2 (en) 2000-12-08 2003-05-13 Motorola, Inc. Pyroelectric device on a monocrystalline semiconductor substrate and process for fabricating same
US6673646B2 (en) 2001-02-28 2004-01-06 Motorola, Inc. Growth of compound semiconductor structures on patterned oxide films and process for fabricating same
US6709989B2 (en) 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US20060091393A1 (en) * 2001-07-05 2006-05-04 Burden Stephen J Isotopically pure silicon-on-insulator wafers and methods of making same
US20040171226A1 (en) * 2001-07-05 2004-09-02 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US7119400B2 (en) 2001-07-05 2006-10-10 Isonics Corporation Isotopically pure silicon-on-insulator wafers and method of making same
US20040169225A1 (en) * 2001-07-05 2004-09-02 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US20030013275A1 (en) * 2001-07-05 2003-01-16 Burden Stephen J. Isotopically pure silicon-on-insulator wafers and method of making same
US6653658B2 (en) 2001-07-05 2003-11-25 Isonics Corporation Semiconductor wafers with integrated heat spreading layer
US6867459B2 (en) * 2001-07-05 2005-03-15 Isonics Corporation Isotopically pure silicon-on-insulator wafers and method of making same
US6646293B2 (en) 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US6693298B2 (en) 2001-07-20 2004-02-17 Motorola, Inc. Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same
US6472694B1 (en) 2001-07-23 2002-10-29 Motorola, Inc. Microprocessor structure having a compound semiconductor layer
US6585424B2 (en) 2001-07-25 2003-07-01 Motorola, Inc. Structure and method for fabricating an electro-rheological lens
US6594414B2 (en) 2001-07-25 2003-07-15 Motorola, Inc. Structure and method of fabrication for an optical switch
US6667196B2 (en) 2001-07-25 2003-12-23 Motorola, Inc. Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method
US6462360B1 (en) 2001-08-06 2002-10-08 Motorola, Inc. Integrated gallium arsenide communications systems
US6589856B2 (en) 2001-08-06 2003-07-08 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices
US6639249B2 (en) 2001-08-06 2003-10-28 Motorola, Inc. Structure and method for fabrication for a solid-state lighting device
US6673667B2 (en) 2001-08-15 2004-01-06 Motorola, Inc. Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials
US20030183159A1 (en) * 2002-03-29 2003-10-02 Canon Kabushiki Kaisha Process for producing single crystal silicon wafers
US7077901B2 (en) * 2002-03-29 2006-07-18 Canon Kabushiki Kaisha Process for producing single crystal silicon wafers
US20040004271A1 (en) * 2002-07-01 2004-01-08 Fujitsu Limited Semiconductor substrate and method for fabricating the same
US20050115642A1 (en) * 2002-07-01 2005-06-02 Fujitsu Limited Semiconductor substrate and method for fabricating the same
US20040227202A1 (en) * 2002-12-02 2004-11-18 Pesavento Philip V. Isotopically enriched piezoelectric devices and method for making the same
US20060221474A1 (en) * 2003-09-08 2006-10-05 Kyoko Imai Optical thin film and mirror using the same
US7286637B2 (en) * 2003-09-08 2007-10-23 Canon Kabushiki Kaisha Optical thin film and mirror using the same
WO2005065143A3 (en) * 2003-12-24 2006-03-02 Isonics Corp Isotopically pure silicon-on-insulator wafers and method of making same
WO2005065143A2 (en) * 2003-12-24 2005-07-21 Isonics Corporation Isotopically pure silicon-on-insulator wafers and method of making same
WO2005067049A1 (en) * 2003-12-24 2005-07-21 Isonics Corporation Isotopically pure silicon-on-insulator wafers and method of making same
US20050287786A1 (en) * 2004-06-23 2005-12-29 Agere Systems Inc. Device and method using isotopically enriched silicon
US7494888B2 (en) * 2004-06-23 2009-02-24 Agere Systems Inc. Device and method using isotopically enriched silicon
TWI387013B (en) * 2004-06-23 2013-02-21 Agere Systems Inc Device and method using isotopic concentration enthalpy
US9754786B2 (en) 2010-02-26 2017-09-05 Entegris, Inc. Method and apparatus for enhanced lifetime and performance of ion source in an ion implantation system
US11929421B2 (en) 2020-04-27 2024-03-12 James Dalton Bell Isotope-modified hafnium and semiconductor dielectrics

Also Published As

Publication number Publication date
WO1992004731A1 (en) 1992-03-19
AU8761991A (en) 1992-03-30

Similar Documents

Publication Publication Date Title
US5144409A (en) Isotopically enriched semiconductor devices
US5442191A (en) Isotopically enriched semiconductor devices
US4500388A (en) Method for forming monocrystalline semiconductor film on insulating film
US4885614A (en) Semiconductor device with crystalline silicon-germanium-carbon alloy
US3915765A (en) MBE technique for fabricating semiconductor devices having low series resistance
US4872046A (en) Heterojunction semiconductor device with &lt;001&gt; tilt
EP0097772B1 (en) Structure comprising a monocrystalline substrate supporting a device layer of semiconductor material
US5028976A (en) Complementary MOS integrated circuit device
US4969031A (en) Semiconductor devices and method for making the same
US4611388A (en) Method of forming an indium phosphide-boron phosphide heterojunction bipolar transistor
CA1153480A (en) Thin film transistor
JPS6329928A (en) Method of making gallium arsenite grow on silicon by epitaxial growth
JPS58106866A (en) Manufacturing process of high-speed bipolar transistor
US4651410A (en) Method of fabricating regions of a bipolar microwave integratable transistor
EP0125943B1 (en) An indium phosphide-boron phosphide heterojunction bipolar transistor
JPS5915388B2 (en) semiconductor equipment
US5142350A (en) Transistor having cubic boron nitride layer
US5232862A (en) Method of fabricating a transistor having a cubic boron nitride layer
JPS62271475A (en) Semiconductor device
US4812890A (en) Bipolar microwave integratable transistor
JP2593898B2 (en) Semiconductor element
US5227318A (en) Method of making a cubic boron nitride bipolar transistor
JP3728093B2 (en) Semiconductor device
US5081053A (en) Method for forming a transistor having cubic boron nitride layer
US5164810A (en) Cubic boron nitride bipolar transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: YALE UNIVERSITY, CONNECTICUT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MA, TSO-PING;REEL/FRAME:005533/0200

Effective date: 19901114

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS - SMALL BUSINESS (ORIGINAL EVENT CODE: SM02); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: A&R MATERIALS, INC. NOW KNOWN AS: ISONICS CORPORAT

Free format text: OPTION AGREEMENT TO EXCLUSIVE LICENSE + COVER LETTER;ASSIGNOR:YALE UNIVERSITY;REEL/FRAME:009257/0055

Effective date: 19950321

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY