[go: up one dir, main page]

US20110127681A1 - Chip package and fabrication method thereof - Google Patents

Chip package and fabrication method thereof Download PDF

Info

Publication number
US20110127681A1
US20110127681A1 US12/958,329 US95832910A US2011127681A1 US 20110127681 A1 US20110127681 A1 US 20110127681A1 US 95832910 A US95832910 A US 95832910A US 2011127681 A1 US2011127681 A1 US 2011127681A1
Authority
US
United States
Prior art keywords
insulating protective
protective layer
layer
chip
conductive pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/958,329
Inventor
Ching-Yu Ni
Chia-Ming Cheng
Nan-Chun Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XinTec Inc
Original Assignee
XinTec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XinTec Inc filed Critical XinTec Inc
Priority to US12/958,329 priority Critical patent/US20110127681A1/en
Assigned to XINTEC INC. reassignment XINTEC INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENG, CHIA-MING, LIN, NAN-CHUN, NI, CHING-YU
Publication of US20110127681A1 publication Critical patent/US20110127681A1/en
Priority to US13/958,398 priority patent/US8822325B2/en
Priority to US14/341,573 priority patent/US9799588B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3192—Multilayer coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0504—14th Group
    • H01L2924/05042—Si3N4
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip

Definitions

  • the packaging layer 200 having the openings 114 can be used as a hard mask, and the insulating protective layer 108 at the peripheral bonding pad area 100 B can be removed by an etching process. Therefore, there is no need to use an extra photolithography process to form a patterned photoresist as a mask in the embodiment of the invention.
  • the material of the insulating protective layer 108 is different from the material of the chip passivation layer 106 , such that the chip passivation layer 106 can be used as an etch stop layer for the insulating protective layer 108 .
  • the insulating protective layer 108 at the peripheral bonding pad area 100 B can be defined by a photolithography process to form openings to expose the conductive pads 104 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)

Abstract

A chip package and a fabrication method thereof are provided according to an embodiment of the invention. The chip package includes a semiconductor substrate containing a chip and having a device area and a peripheral bonding pad area. A plurality of conductive pads is disposed at the peripheral bonding pad area and a passivation layer is formed over the semiconductor substrate to expose the conductive pads. An insulating protective layer is formed on the passivation layer at the device area. A packaging layer is disposed over the insulating protective layer to expose the conductive pads and the passivation layer at the peripheral bonding pad area. The method includes forming an insulating protective layer to cover a plurality of conductive pads during a cutting process and removing the insulating protective layer on the conductive pads through an opening of a packaging layer.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application claims the benefit of U.S. Provisional Application No. 61/265,708, filed on Dec. 1, 2009, the entirety of which is incorporated by reference herein.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a chip package, and in particular relates to a chip package which can protect conductive pads from damage during a cutting process and a redistribution stack layer and a fabrication method thereof.
  • 2. Description of the Related Art
  • Wafer level packaging technology has been developed for packaging chips. After a wafer level package is completed, a cutting process is performed between chips to separate the chips from each other.
  • However, when using a cutter to form an opening between the chips in the cutting process, a lot of chipping is produced. The chippings damage and scratch bonding pads of the chip during the cutting process, such that the reliability of wire bonding of the chip package is reduced following subsequent processes and the electrical property of the conventional chip package is poor.
  • Thus, a chip package which can mitigate the above mentioned problems and prevent the conductive pads of chips from damage during a cutting process is desired.
    • BRIEF SUMMARY OF THE INVENTION
  • According to an illustrative embodiment, a chip package is provided. The chip package comprises a semiconductor substrate containing a chip, having a device area and a peripheral bonding pad area. A plurality of conductive pads is disposed at the peripheral bonding pad area. A chip passivation layer is disposed over the semiconductor substrate, exposing the conductive pads. An insulating protective layer is disposed over the device area and a packaging layer is disposed over the insulating protective layer, exposing the conductive pads.
  • According to another illustrative embodiment, a method for fabricating a chip package is provided. The method comprises providing a semiconductor wafer containing a plurality of device areas and a peripheral bonding pad area disposed between any two adjacent device areas, wherein the peripheral bonding pad area includes a plurality of conductive pads, and a chip passivation layer covering the semiconductor wafer, exposing the conductive pads. An insulating protective layer is formed on the chip passivation layer, covering the conductive pads. A packaging layer is provided and the semiconductor wafer is bonded to the packaging layer. The packaging layer is patterned to form a plurality of openings to expose the insulating protective layer at the peripheral bonding pad area. Then, the insulating protective layer at the peripheral bonding pad area is removed to expose the conductive pads by using the packaging layer as a hard mask.
  • A detailed description is given in the following embodiments with reference to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
  • FIGS. 1A-1F are illustrative cross sections showing the steps for fabricating a chip package according to an embodiment of the invention.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • The following description is of a mode for carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims. Wherever possible, the same reference numbers are used in the drawings and the descriptions to refer the same or like parts. In the drawings, the size of some of the elements may be exaggerated and not drawn to scale for illustrative purposes. The dimensions and the relative dimensions do not correspond to actual dimensions to practice of the invention. Further, parts of the elements in the drawings are illustrated by the following description. Some elements not shown in the drawings are known by one skilled the art.
  • The embodiments of chip packages of the invention and fabrication methods thereof are illustrated by embodiments of fabricating image sensor packages in the following description. However, it should be appreciated that the invention may also be applied to forming other semiconductor chip packages. Therefore, the packages of the embodiments of the invention may be applied to active or passive devices, or electronic components with digital or analog circuits, such as optoelectronic devices, micro electro mechanical systems (MEMS), micro fluidic systems, and physical sensors for detecting heat, light, or pressure. Particularly, a wafer scale package (WSP) process may be applied to package semiconductor chips, such as image sensors, solar cells, RF circuits, accelerators, gyroscopes, micro actuators, surface acoustic wave devices, pressure sensors, and ink printer heads.
  • The wafer level packaging process herein mainly means that after the packaging process is accomplished during a wafer stage, a wafer with chips is cut to obtain separate independent packages. However, in an embodiment of the invention, separate independent chips may be redistributed overlying a supporting wafer and then be packaged, which may also be referred to as a wafer level packaging process. In addition, the wafer level packaging process may also be adapted to form chip packages of multi-layered integrated circuit devices by stacking a plurality of wafers having integrated circuits together.
  • An embodiment of the invention provides a chip packages and a fabrication method thereof. After a wafer level package of the above mentioned devices is completed and the devices are separated from each other to form separate independent chip packages by a cutting process, the conductive pads of the chip packages are protected to prevent from damage by residues produced from the cutting process, or scratching the conductive pads.
  • Referring to FIGS. 1A-1F, cross sections illustrating the steps for fabricating a chip package according to an embodiment of the invention are shown. As shown in FIG. 1A, first, a semiconductor wafer 100 containing a plurality of chips is provided. The semiconductor substrate 100 has a plurality of device areas 100A and a peripheral bonding pad area 100B disposed between any two adjacent device areas 100A. A plurality of conductive pads 104 is disposed at the peripheral bonding pad area 100B. Moreover, in general, the semiconductor wafer 100 is covered with a chip passivation layer 106 when it is produced from a semiconductor wafer factory. The chip passivation layer 106 may be a silicon nitride layer. Meanwhile, in order to electrically connect the devices of the chip to external circuits, the chip passivation layer 106 is defined by the semiconductor wafer factory to form a plurality of openings beforehand to expose conductive pads 104 therein.
  • Next, referring to FIG. 1B, an insulating protective layer 108 is formed on the overall surface of the semiconductor wafer 100 to cover the chip passivation layer 106 and the conductive pads 104. The material of the insulating protective layer 108 is different from the material of the chip passivation layer 106. The insulating protective layer 108 may be a silicon oxide layer formed by a chemical vapor deposition method.
  • Then, referring to FIG. 1C, a packaging layer 200 is provided to bond with the semiconductor wafer 100. The packaging layer 200 may be a glass substrate or another blank silicon wafer. In an embodiment, the packaging layer 200 is separated from the semiconductor wafer 100 by a spacer 110 and thereby a cavity 116 surrounded by the spacer 110 is formed. The spacer 100 may be a sealant or a photosensitive insulating material, such as epoxy resin, solder mask materials, etc. Moreover, the spacer 100 may be firstly formed on the insulating protective layer 108 and then bonded to the packaging layer 200 through an adhesive layer (not shown). On the other hand, the spacer 100 may be firstly formed on the packaging layer 200 and then bonded to the insulating protective layer 108 through an adhesive layer (not shown).
  • Referring to FIG. 1D, in a cutting process, a cutter knife (not shown) is used to form openings 114 in the packaging layer 200 to expose the surface of the peripheral bonding pad area 100B. Meanwhile, chipping 118, formed from the cutting process, for example glass or silicon wafer chipping, fall down onto the insulating protective layer 108. Because the conductive pads 104 are covered with the insulating protective layer 108, the conductive pads 104 are prevented from damage or scratching by the chipping 118 during the cutting process.
  • Next, referring to FIG. 1E, at least a portion of the insulating protective layer 108 at the peripheral bonding pad area 100B is removed through the openings 114 of the packaging layer 200. Thus, the conductive pads 104 and the chip passivation layer 106 are exposed to subsequently form electrical connections between the conductive pads 104 and external circuits. Meanwhile, the residual insulating protective layer 108 covers all of the device area 100A surrounded by the spacer 110. In the embodiment, the insulating protective layer 108 may be a non-photosensitive insulating material, such as silicon oxides. Accordingly, the packaging layer 200 having the openings 114 can be used as a hard mask, and the insulating protective layer 108 at the peripheral bonding pad area 100B can be removed by an etching process. Therefore, there is no need to use an extra photolithography process to form a patterned photoresist as a mask in the embodiment of the invention. Moreover, the material of the insulating protective layer 108 is different from the material of the chip passivation layer 106, such that the chip passivation layer 106 can be used as an etch stop layer for the insulating protective layer 108. In another embodiment, the insulating protective layer 108 at the peripheral bonding pad area 100B can be defined by a photolithography process to form openings to expose the conductive pads 104.
  • In addition, the insulating protective layer 108 can be selected from a photosensitive material and an exposure process is performed to the insulating protective layer 108. Then, a development process is performed to remove the insulating protective layer 108 at the peripheral bonding pad area 100B through the openings 114 of the packaging layer 200. In the embodiment, the material of the spacer 100 is an opaque material. A portion of the insulating protective layer 108 a disposed under the spacer 110 is not exposed or an exposure extent thereof is smaller than other portions of the insulating protective layer, such that the portion of insulating protective layer 108 a disposed under the spacer 110 has hardness which is greater than the hardness of other portions of the insulating protective layer 108 a; for example the portions of the insulating protective layer 108 a disposed under the cavity 116, which is exposed but not developed. Therefore, the mechanical strength of the structure below the spacer 110 is enhanced.
  • Moreover, because the adhesion between the spacer 110 and the material of silicon oxides is greater than the adhesion between the spacer 110 and the material of silicon nitrides, in the embodiments of the invention, the interface adhesion between the spacer 110 and the chip passivation layer 106 made of silicon nitrides is less than the interface adhesion between the spacer 110 and the insulating protective layer 108 a made of silicon oxides. Thus, the extra insulating protective layer 108 a formed from silicon oxide can improve reliability of chip packages.
  • Next, referring to FIGS. 1E and 1F, the semiconductor wafer 100 is divided along a scribe line 112 at the peripheral bonding pad area 100B to form a plurality of separated independent chip packages as shown in FIG. 1F.
  • Referring to FIG. 1F, a cross section of a chip package according to an embodiment of the invention is shown. The semiconductor wafer is divided along the scribe line 112 to form the chip packages 102. The semiconductor substrate 100 of the chip package 102 is, for example formed from dicing the semiconductor wafer containing the chips. The semiconductor substrate 100 can be divided into the device area 100A and the peripheral bonding pad area 100B, wherein the device area 100A is surrounded by the peripheral bonding pad area 100B.
  • The peripheral bonding pad area 100B of the semiconductor substrate 100 has a plurality of conductive pads 104 thereon. The conductive pad 104 is, for example a bonding pad, which is electrically connected to the inner portion of the chip through metal interconnects (not shown). The surface of the semiconductor substrate 100 is covered with the chip passivation layer 106; for example a layer made of silicon nitrides or silicon oxynitrides. The conductive pads 104 are exposed by the chip passivation layer 106 and can be electrically connected to an external circuit by a wire bonding method. The chip passivation layer 106 disposed at the device area 100A is covered with the insulating protective layer 108 a; for example a layer made of silicon oxides. In addition, the packaging layer 200 is further disposed on the insulating protective layer 108 a.
  • In an embodiment, the chip packages can be applied to, but are not limited to, image sensor devices, such as complementary metal oxide semiconductor (CMOS) devices or charge-couple devices (CCD). Moreover, the chip packages can also be applied to micro electro mechanical system (MEMS) devices.
  • It is preferable that the conductive pads 104 are formed from copper (Cu), aluminum (Al) or other suitable metal materials. The spacer 110 can be disposed between the packaging layer 200 and the semiconductor substrate 100 to form the cavity 116 between the packaging layer 200 and the semiconductor substrate 100, wherein the cavity 116 is surrounded by the spacer 110.
  • In an embodiment, the packaging layer 200 may be a transparent substrate made of glass, quartz, opal, plastic or other materials permit light passing through. Moreover, a filter and/or an anti-reflective layer can be selectively formed on the packaging layer 200. In the embodiments of chip packages for non-photosensitive devices, the packaging layer 200 can be a semiconductor layer, for example a silicon covering layer.
  • In another embodiment, the spacer 100 can completely fill between the insulating protective layer 108 a and the packaging layer 200, such that no cavity is formed between the insulating protective layer 108 a and the packaging layer 200.
  • The spacer 110 can be made of epoxy resin, a solder mask or other suitable insulating materials.
  • According to an embodiment of the invention, the insulating protective layer is formed on the conductive pads during the cutting process for wafer scale packages, thus the conductive pads can be prevented from damage and scratching by the chipping formed from the cutting process. Moreover, in the subsequent process for removing the insulating protective layer, the packaging layer with openings formed by the cutting process can be used as a hard mask, such that there is no need to form an extra patterned photoresist to serve as a mask.
  • While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (19)

1. A chip package, comprising:
a semiconductor substrate, having a device area and a peripheral bonding pad area, wherein the peripheral bonding pad area surrounds the device area;
a plurality of conductive pads disposed at the peripheral bonding pad area of the semiconductor substrate;
a chip passivation layer disposed over the semiconductor substrate and exposing the conductive pads;
an insulating protective layer disposed over the device area; and
a packaging layer disposed on the insulating protective layer and exposing the conductive pads.
2. The chip package as claimed in claim 1, wherein the insulating protective layer covers the device area, not reaching to the peripheral bonding pad area, and the conductive pads and the chip passivation layer at the peripheral bonding pad area are exposed by the packaging layer.
3. The chip package as claimed in claim 1, further comprising a spacer disposed between the packaging layer and the insulating protective layer.
4. The chip package as claimed in claim 1, further comprising a cavity formed between the packaging layer and the insulating protective layer, wherein the cavity is surrounded by the spacer.
5. The chip device package as claimed in claim 1, wherein the material of the insulating protective layer is different from the material of the chip passivation layer.
6. The chip device package as claimed in claim 5, wherein the material of the chip passivation layer comprises silicon nitride and the material of the insulating protective layer comprises silicon oxide.
7. The chip package as claimed in claim 5, wherein the material of the insulating protective layer comprises a photosensitive insulating material.
8. The chip package as claimed in claim 4, wherein a portion of the insulating protective layer under the spacer has hardness which is greater than that of other portions of the insulating protective layer.
9. The chip package as claimed in claim 5, wherein the packaging layer comprises a transparent substrate or a semiconductor substrate.
10. A method for fabricating a chip package, comprising:
providing a semiconductor wafer, containing a plurality of device areas and a peripheral bonding pad area disposed between any two adjacent device areas, wherein the peripheral bonding pad area includes a plurality of conductive pads, and a chip passivation layer covering the semiconductor wafer and exposing the conductive pads;
forming an insulating protective layer on the chip passivation layer, covering the conductive pads;
providing a packaging layer;
bonding the semiconductor wafer with the packaging layer;
patterning the packaging layer to form a plurality of openings, exposing the insulating protective layer at the peripheral bonding pad area; and
using the packaging layer as a hard mask to remove the insulating protective layer at the peripheral bonding pad area, exposing the conductive pads.
11. The method as claimed in claim 10, wherein the step of patterning the packaging layer comprises a cutting process and wherein during the cutting process, the conductive pads are covered with the insulating protective layer.
12. The method as claimed in claim 11, wherein the step of removing the insulating protective layer comprises an etching process.
13. The method as claimed in claim 10, wherein the material of the insulating protective layer is different from the material of the chip passivation layer.
14. The method as claimed in claim 13, wherein the material of the chip passivation layer comprises silicon nitride and the material of the insulating protective layer comprises silicon oxide.
15. The method as claimed in claim 10, wherein the material of the insulating protective layer comprises a photosensitive insulating material.
16. The method as claimed in claim 10, further comprising;
forming a spacer between the packaging layer and the insulating protective layer; and
forming a cavity between the packaging layer and the insulating protective layer, wherein the cavity is surrounded by the spacer.
17. The method as claimed in claim 16, further comprising performing an exposure process to the photosensitive insulating material, wherein a portion of the photosensitive insulating material disposed under the spacer are exposed to an exposure extent smaller than that of other portions of the photosensitive insulating material.
18. The method as claimed in claim 17, wherein the portion of the insulating protective layer disposed under the spacer has hardness which is greater than that of the other portions of the insulating protective layer.
19. The method as claimed in claim 16, wherein the packaging layer comprises a transparent substrate or a semiconductor substrate.
US12/958,329 2009-12-01 2010-12-01 Chip package and fabrication method thereof Abandoned US20110127681A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/958,329 US20110127681A1 (en) 2009-12-01 2010-12-01 Chip package and fabrication method thereof
US13/958,398 US8822325B2 (en) 2009-12-01 2013-08-02 Chip package and fabrication method thereof
US14/341,573 US9799588B2 (en) 2009-12-01 2014-07-25 Chip package and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US26570809P 2009-12-01 2009-12-01
US12/958,329 US20110127681A1 (en) 2009-12-01 2010-12-01 Chip package and fabrication method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/958,398 Division US8822325B2 (en) 2009-12-01 2013-08-02 Chip package and fabrication method thereof

Publications (1)

Publication Number Publication Date
US20110127681A1 true US20110127681A1 (en) 2011-06-02

Family

ID=44068251

Family Applications (3)

Application Number Title Priority Date Filing Date
US12/958,329 Abandoned US20110127681A1 (en) 2009-12-01 2010-12-01 Chip package and fabrication method thereof
US13/958,398 Active US8822325B2 (en) 2009-12-01 2013-08-02 Chip package and fabrication method thereof
US14/341,573 Active US9799588B2 (en) 2009-12-01 2014-07-25 Chip package and manufacturing method thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US13/958,398 Active US8822325B2 (en) 2009-12-01 2013-08-02 Chip package and fabrication method thereof
US14/341,573 Active US9799588B2 (en) 2009-12-01 2014-07-25 Chip package and manufacturing method thereof

Country Status (3)

Country Link
US (3) US20110127681A1 (en)
CN (1) CN102082131B (en)
TW (1) TWI430415B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120313243A1 (en) * 2011-06-13 2012-12-13 Siliconware Precision Industries Co., Ltd. Chip-scale package
US20150011021A1 (en) * 2013-03-13 2015-01-08 Taiwan Semiconductor Manufacturing Company, Ltd. Method for Forming Biochips and Biochips With Non-Organic Landings for Improved Thermal Budget
CN110890358A (en) * 2018-09-11 2020-03-17 三星电子株式会社 Semiconductor package
CN115215290A (en) * 2022-08-09 2022-10-21 绍兴中芯集成电路制造股份有限公司 MEMS device wafer level packaging method and MEMS device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5983912B2 (en) * 2012-02-09 2016-09-06 セイコーエプソン株式会社 Electronic device, manufacturing method thereof, and electronic apparatus
CN105084297B (en) * 2014-05-04 2017-04-05 中芯国际集成电路制造(上海)有限公司 A kind of preparation method of MEMS
TWI555145B (en) * 2014-12-31 2016-10-21 矽品精密工業股份有限公司 Substrate structure
CN107994039B (en) * 2017-10-24 2022-06-21 格科微电子（上海）有限公司 Wafer-level packaging method for CMOS image sensors
CN113131890A (en) * 2019-12-30 2021-07-16 中芯集成电路（宁波）有限公司 Manufacturing method of packaging structure
CN115140700A (en) * 2021-03-30 2022-10-04 诺思(天津)微系统有限责任公司 Semiconductor assembly and cutting method thereof, filter and electronic equipment

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315153A (en) * 1989-09-29 1994-05-24 Toyo Aluminium Kabushiki Kaisha Packages for semiconductor integrated circuit
US5815616A (en) * 1997-01-02 1998-09-29 Lucent Technologies Inc. Optical packaging assembly for reflective devices
US5976907A (en) * 1995-05-02 1999-11-02 Matsushita Electronics Corporation Solid state imaging device and production method for the same
US6885107B2 (en) * 2002-08-29 2005-04-26 Micron Technology, Inc. Flip-chip image sensor packages and methods of fabrication
US6982470B2 (en) * 2002-11-27 2006-01-03 Seiko Epson Corporation Semiconductor device, method of manufacturing the same, cover for semiconductor device, and electronic equipment
US6995462B2 (en) * 2003-09-17 2006-02-07 Micron Technology, Inc. Image sensor packages
US20060068332A1 (en) * 2004-09-29 2006-03-30 Phoenix Precision Technology Corporation Method for fabricating carrier structure integrated with semiconductor element
US7037747B2 (en) * 2003-02-07 2006-05-02 Seiko Epson Corporation Method of manufacturing optical device
US20060163714A1 (en) * 2005-01-07 2006-07-27 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and fabrication method thereof
US20070196954A1 (en) * 2006-02-17 2007-08-23 Fujitsu Limited Manufacturing method of semiconductor device
US20080242000A1 (en) * 2005-07-22 2008-10-02 Samsung Electronics Co., Ltd. Wafer-level-chip-scale package and method of fabrication
US20090230408A1 (en) * 2008-03-05 2009-09-17 Hu Meng Optical device and method for manufacturing the same
US7619315B2 (en) * 2007-01-15 2009-11-17 Samsung Electronics Co., Ltd. Stack type semiconductor chip package having different type of chips and fabrication method thereof

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3956527A (en) * 1973-04-16 1976-05-11 Ibm Corporation Dielectrically isolated Schottky Barrier structure and method of forming the same
US5818560A (en) * 1994-11-29 1998-10-06 Sanyo Electric Co., Ltd. Liquid crystal display and method of preparing the same
KR100251277B1 (en) * 1998-01-20 2000-04-15 윤종용 Liquid crystal display
WO1999049512A1 (en) * 1998-03-20 1999-09-30 Hitachi, Ltd. Semiconductor device and method of manufacturing the same
JP3509612B2 (en) * 1998-05-29 2004-03-22 日立化成デュポンマイクロシステムズ株式会社 Photosensitive polymer composition, method for producing relief pattern, and electronic component
JP3908552B2 (en) * 2001-03-29 2007-04-25 Ｎｅｃ液晶テクノロジー株式会社 Liquid crystal display device and manufacturing method thereof
JP3675402B2 (en) * 2001-12-27 2005-07-27 セイコーエプソン株式会社 OPTICAL DEVICE AND ITS MANUFACTURING METHOD, OPTICAL MODULE, CIRCUIT BOARD AND ELECTRONIC DEVICE
US6911386B1 (en) * 2002-06-21 2005-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated process for fuse opening and passivation process for CU/LOW-K IMD
JP4013753B2 (en) * 2002-12-11 2007-11-28 松下電器産業株式会社 Semiconductor wafer cutting method
JP3888302B2 (en) * 2002-12-24 2007-02-28 カシオ計算機株式会社 Semiconductor device
JP4329445B2 (en) * 2003-08-04 2009-09-09 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
JP4553401B2 (en) * 2008-03-14 2010-09-29 東芝モバイルディスプレイ株式会社 Liquid crystal display

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315153A (en) * 1989-09-29 1994-05-24 Toyo Aluminium Kabushiki Kaisha Packages for semiconductor integrated circuit
US5976907A (en) * 1995-05-02 1999-11-02 Matsushita Electronics Corporation Solid state imaging device and production method for the same
US5815616A (en) * 1997-01-02 1998-09-29 Lucent Technologies Inc. Optical packaging assembly for reflective devices
US6885107B2 (en) * 2002-08-29 2005-04-26 Micron Technology, Inc. Flip-chip image sensor packages and methods of fabrication
US6982470B2 (en) * 2002-11-27 2006-01-03 Seiko Epson Corporation Semiconductor device, method of manufacturing the same, cover for semiconductor device, and electronic equipment
US7037747B2 (en) * 2003-02-07 2006-05-02 Seiko Epson Corporation Method of manufacturing optical device
US6995462B2 (en) * 2003-09-17 2006-02-07 Micron Technology, Inc. Image sensor packages
US20060068332A1 (en) * 2004-09-29 2006-03-30 Phoenix Precision Technology Corporation Method for fabricating carrier structure integrated with semiconductor element
US20060163714A1 (en) * 2005-01-07 2006-07-27 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and fabrication method thereof
US20080242000A1 (en) * 2005-07-22 2008-10-02 Samsung Electronics Co., Ltd. Wafer-level-chip-scale package and method of fabrication
US20070196954A1 (en) * 2006-02-17 2007-08-23 Fujitsu Limited Manufacturing method of semiconductor device
US7619315B2 (en) * 2007-01-15 2009-11-17 Samsung Electronics Co., Ltd. Stack type semiconductor chip package having different type of chips and fabrication method thereof
US20090230408A1 (en) * 2008-03-05 2009-09-17 Hu Meng Optical device and method for manufacturing the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120313243A1 (en) * 2011-06-13 2012-12-13 Siliconware Precision Industries Co., Ltd. Chip-scale package
US20150011021A1 (en) * 2013-03-13 2015-01-08 Taiwan Semiconductor Manufacturing Company, Ltd. Method for Forming Biochips and Biochips With Non-Organic Landings for Improved Thermal Budget
US10145847B2 (en) * 2013-03-13 2018-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming biochips and biochips with non-organic landings for improved thermal budget
US11280786B2 (en) 2013-03-13 2022-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming biochips and biochips with non-organic landings for improved thermal budget
CN110890358A (en) * 2018-09-11 2020-03-17 三星电子株式会社 Semiconductor package
CN115215290A (en) * 2022-08-09 2022-10-21 绍兴中芯集成电路制造股份有限公司 MEMS device wafer level packaging method and MEMS device

Also Published As

Publication number Publication date
CN102082131A (en) 2011-06-01
US8822325B2 (en) 2014-09-02
US20130316499A1 (en) 2013-11-28
TWI430415B (en) 2014-03-11
CN102082131B (en) 2015-09-09
TW201121010A (en) 2011-06-16
US20140332985A1 (en) 2014-11-13
US9799588B2 (en) 2017-10-24

Similar Documents

Publication Publication Date Title
US8822325B2 (en) Chip package and fabrication method thereof
US8716109B2 (en) Chip package and fabrication method thereof
US10157811B2 (en) Chip package and method for forming the same
US8633558B2 (en) Package structure for a chip and method for fabricating the same
TWI529887B (en) Chip package and method for forming the same
US9611143B2 (en) Method for forming chip package
US9362134B2 (en) Chip package and fabrication method thereof
CN102891117A (en) Chip package and method for manufacturing the same
US9064950B2 (en) Fabrication method for a chip package
US9024437B2 (en) Chip package and method for forming the same
US9034681B2 (en) Chip package and method for forming the same
JP4468427B2 (en) Manufacturing method of semiconductor device
US8785247B2 (en) Chip package and method for forming the same
US9269732B2 (en) Chip package
US20130154077A1 (en) Chip package and method for forming the same
US12237354B2 (en) Chip package and method for forming the same
TWI482242B (en) Chip package and fabrication method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: XINTEC INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NI, CHING-YU;CHENG, CHIA-MING;LIN, NAN-CHUN;REEL/FRAME:025435/0638

Effective date: 20101130

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION