TWI864504B - Method and system for calibrating wafer alignment - Google Patents
Method and system for calibrating wafer alignment Download PDFInfo
- Publication number
- TWI864504B TWI864504B TW111145120A TW111145120A TWI864504B TW I864504 B TWI864504 B TW I864504B TW 111145120 A TW111145120 A TW 111145120A TW 111145120 A TW111145120 A TW 111145120A TW I864504 B TWI864504 B TW I864504B
- Authority
- TW
- Taiwan
- Prior art keywords
- identification
- microscope
- focal length
- plate
- identification plate
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical techniques
- G01B11/26—Measuring arrangements characterised by the use of optical techniques for measuring angles or tapers; for testing the alignment of axes
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B21/00—Microscopes
- G02B21/0004—Microscopes specially adapted for specific applications
- G02B21/002—Scanning microscopes
- G02B21/0024—Confocal scanning microscopes (CSOMs) or confocal "macroscopes"; Accessories which are not restricted to use with CSOMs, e.g. sample holders
- G02B21/0052—Optical details of the image generation
- G02B21/006—Optical details of the image generation focusing arrangements; selection of the plane to be imaged
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
- H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B2210/00—Aspects not specifically covered by any group under G01B, e.g. of wheel alignment, caliper-like sensors
- G01B2210/56—Measuring geometric parameters of semiconductor structures, e.g. profile, critical dimensions or trench depth
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Optics & Photonics (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
本申請案係關於一種用於校準晶圓對準之方法。在本申請案之一實施例中,上述用於校準晶圓對準之方法包括:提供第一標識板,其具有第一表面及與上述第一表面相對之第二表面,且具有第一標識,上述第一標識位於上述第一標識板之第一表面上;提供第二標識板,其具有第一表面及與上述第一表面相對之第二表面,且具有第二標識,上述第二標識位於上述第二標識板之第一表面上;將上述第一標識板之第一表面與上述第二標識板之第一表面面對面置放;提供顯微鏡,使上述顯微鏡在上述第一標識板之第二表面上方對上述第一標識聚焦,並取得第一焦距Z1;取出上述第一標識板,使上述顯微鏡在上述第二標識板之第一表面上方對上述第二標識聚焦,並取得第二焦距Z2;及判定補償參數ΔZ,其為上述第二焦距Z2減去上述第一焦距Z1。The present application relates to a method for calibrating wafer alignment. In one embodiment of the present application, the method for calibrating wafer alignment includes: providing a first identification plate having a first surface and a second surface opposite to the first surface, and having a first identification, the first identification being located on the first surface of the first identification plate; providing a second identification plate having a first surface and a second surface opposite to the first surface, and having a second identification, the second identification being located on the first surface of the second identification plate; placing the first identification plate on the second surface; The first surface of the identification plate is placed face to face with the first surface of the second identification plate; a microscope is provided to focus the first identification above the second surface of the first identification plate and obtain a first focal length Z1; the first identification plate is taken out, the microscope is focused on the second identification above the first surface of the second identification plate and obtain a second focal length Z2; and a compensation parameter ΔZ is determined, which is the second focal length Z2 minus the first focal length Z1.
Description
本申請案大體上係關於半導體加工設備領域,且更具體而言,係關於一種用於校準晶圓對準之方法及系統。 This application generally relates to the field of semiconductor processing equipment, and more specifically, to a method and system for calibrating wafer alignment.
晶圓接合技術係將兩片同質或異質晶圓,在外力之作用下使它們之間產生分子力將兩片晶圓結合為一個整體。晶圓接合技術中,其對準精度係一個重要參數。 Wafer bonding technology is to use external force to generate molecular force between two homogeneous or heterogeneous wafers to bond the two wafers into a whole. In wafer bonding technology, alignment accuracy is an important parameter.
隨著晶片技術的發展,晶片之整合度愈來愈高,對於晶圓接合對準精度之要求亦逐漸提高。晶圓對準過程係由上、下兩個顯微鏡分別對兩片晶圓表面製備之對準標識進行影像採集,藉由對兩組顯微鏡採集之圖像進行分析從而將晶圓進行對準。其中上、下顯微鏡帶來的系統誤差係固有存在的,會降低晶圓對準精度。當前的方法主要採用薄膜來進行共焦校準,但該方法不對薄膜厚度進行補償,此會降低共焦校準效果。 With the development of chip technology, the integration of chips is getting higher and higher, and the requirements for wafer bonding alignment accuracy are gradually increasing. The wafer alignment process is to collect images of the alignment marks prepared on the surfaces of two wafers by upper and lower microscopes respectively, and align the wafers by analyzing the images collected by the two sets of microscopes. The system error brought by the upper and lower microscopes is inherent and will reduce the wafer alignment accuracy. The current method mainly uses thin films for confocal calibration, but this method does not compensate for the thickness of the film, which will reduce the confocal calibration effect.
本申請案提供了一種用於校準晶圓對準之方法及系統,其採用透明標識板來進行共焦校準,且對透明標識板之厚度進行補償,可減少上下顯微鏡帶來的系統誤差,提高上、下顯微鏡共焦校準效果。 This application provides a method and system for calibrating wafer alignment, which uses a transparent marking plate for confocal calibration and compensates for the thickness of the transparent marking plate, thereby reducing the system error caused by the upper and lower microscopes and improving the confocal calibration effect of the upper and lower microscopes.
在一態樣中,本申請案提供了一種用於校準晶圓對準之方法,其包括:提供第一標識板,其具有第一表面及與上述第一表面相對之第二表面,且具有第一標識,上述第一標識位於上述第一標識板之第一表 面上;提供第二標識板,其具有第一表面及與上述第一表面相對之第二表面,且具有第二標識,上述第二標識位於上述第二標識板之第一表面上;將上述第一標識板之第一表面與上述第二標識板之第一表面面對面置放;提供顯微鏡,使上述顯微鏡在上述第一標識板之第二表面上方對上述第一標識聚焦,並取得第一焦距Z1;取出上述第一標識板,使上述顯微鏡在上述第二標識板之第一表面上方對上述第二標識聚焦,並取得第二焦距Z2;及判定補償參數△Z,其為上述第二焦距Z2減去上述第一焦距Z1。 In one embodiment, the present application provides a method for calibrating wafer alignment, comprising: providing a first identification plate having a first surface and a second surface opposite to the first surface, and having a first identification, wherein the first identification is located on the first surface of the first identification plate; providing a second identification plate having a first surface and a second surface opposite to the first surface, and having a second identification, wherein the second identification is located on the first surface of the second identification plate; placing the first identification plate on the second surface of the second identification plate; The first surface of a marking plate is placed face to face with the first surface of the second marking plate; a microscope is provided, so that the microscope focuses on the first marking above the second surface of the first marking plate and obtains a first focal length Z1; the first marking plate is taken out, so that the microscope focuses on the second marking above the first surface of the second marking plate and obtains a second focal length Z2; and a compensation parameter △Z is determined, which is the second focal length Z2 minus the first focal length Z1.
根據本申請案之實施例,在上述方法中,將上述第一標識板之第一表面與上述第二標識板之第一表面面對面置放包括:提供平台;及將上述第二標識板置放於上述平台上,使上述第二標識曝露於上述顯微鏡之聚焦路徑上。 According to the embodiment of the present application, in the above method, placing the first surface of the above first identification plate and the first surface of the above second identification plate face to face includes: providing a platform; and placing the above second identification plate on the above platform so that the above second identification is exposed to the focusing path of the above microscope.
根據本申請案之實施例,上述方法進一步包括:將上述平台在上述顯微鏡之上述聚焦路徑上移動以使上述顯微鏡對上述第一標識或上述第二標識聚焦。 According to an embodiment of the present application, the method further comprises: moving the platform on the focusing path of the microscope so that the microscope focuses on the first mark or the second mark.
根據本申請案之實施例,上述第一標識板包含透明玻璃或石英。 According to the embodiment of this application, the first identification plate comprises transparent glass or quartz.
根據本申請案之實施例,上述方法進一步包括在判定上述補償參數△Z後執行以下操作:提供第一顯微鏡,使上述第一顯微鏡在上述第一標識板之第二表面上方對上述第一標識聚焦,並取得焦距Z3;及對上述第一顯微鏡進行補償,使其補償後之焦距ZC為上述焦距Z3加上上述補償參數△Z。 According to an embodiment of the present application, the method further includes performing the following operations after determining the compensation parameter △Z: providing a first microscope, focusing the first microscope on the first mark above the second surface of the first mark plate, and obtaining a focal length Z3; and compensating the first microscope so that its compensated focal length ZC is the focal length Z3 plus the compensation parameter △Z.
根據本申請案之實施例,上述方法進一步包括:提供第二顯微鏡,使上述第二顯微鏡在上述第一標識板之第一表面下方對上述第一 標識聚焦。 According to an embodiment of the present application, the method further comprises: providing a second microscope so that the second microscope focuses on the first mark below the first surface of the first mark plate.
在另一態樣中,本申請案亦提供了一種用於校準晶圓對準之系統,其包括:處理器;及補償量測裝置,其包括:第一標識板,其具有第一標識;第二標識板,其具有第二標識,其中上述第一標識與上述第二標識面對面置放;及顯微鏡,其在上述處理器之控制下,於聚焦路徑上在上述第一標識板上方對上述第一標識聚焦以取得第一焦距Z1,之後於上述聚焦路徑上在上述第二標識板上方對上述第二標識聚焦以取得第二焦距Z2,其中,上述處理器基於上述第一焦距Z1與上述第二焦距Z2,判定補償參數△Z,其為上述第二焦距Z2減去上述第一焦距Z1。 In another aspect, the present application also provides a system for calibrating wafer alignment, comprising: a processor; and a compensation measurement device, comprising: a first identification plate having a first identification; a second identification plate having a second identification, wherein the first identification and the second identification are placed face to face; and a microscope, which, under the control of the processor, focuses on the first identification on the first identification plate on a focusing path to obtain a first focal length Z1, and then focuses on the second identification on the second identification plate on the focusing path to obtain a second focal length Z2, wherein the processor determines a compensation parameter ΔZ based on the first focal length Z1 and the second focal length Z2, which is the second focal length Z2 minus the first focal length Z1.
根據本申請案之實施例,上述第一標識板具有第一表面及與上述第一表面相對之第二表面,其中上述第一標識位於上述第一標識板之第一表面上,且上述第二標識板具有第一表面及與上述第一表面相對之第二表面,其中上述第二標識位於上述第二標識板之第一表面上。 According to the embodiment of the present application, the first identification plate has a first surface and a second surface opposite to the first surface, wherein the first identification plate is located on the first surface of the first identification plate, and the second identification plate has a first surface and a second surface opposite to the first surface, wherein the second identification plate is located on the first surface of the second identification plate.
根據本申請案之實施例,上述系統進一步包括平台,上述平台在上述處理器之控制下於上述聚焦路徑上移動。 According to an embodiment of the present application, the system further includes a platform, which moves on the focusing path under the control of the processor.
根據本申請案之實施例,上述系統進一步包括晶圓對準校準裝置,上述晶圓對準校準裝置包括:第一顯微鏡,其在上述處理器之控制下,於上述第一標識板之上方對上述第一標識聚焦以取得焦距Z3,其中,上述處理器基於上述焦距Z3與上述補償參數△Z,判定上述第一顯微鏡之補償焦距ZC,其為上述焦距Z3加上上述補償參數△Z。 According to an embodiment of the present application, the system further includes a wafer alignment calibration device, which includes: a first microscope, which focuses on the first mark above the first mark plate under the control of the processor to obtain a focal length Z3, wherein the processor determines the compensated focal length ZC of the first microscope based on the focal length Z3 and the compensation parameter △Z, which is the focal length Z3 plus the compensation parameter △Z.
根據本申請案之實施例,上述晶圓對準校準裝置進一步包括:第二顯微鏡,其在上述處理器之控制下,於上述第一標識板之下方對上述第一標識聚焦。 According to the embodiment of the present application, the wafer alignment and calibration device further includes: a second microscope, which focuses on the first mark below the first mark plate under the control of the processor.
在以下附圖及描述中闡述本申請案之一或多個實例之細節。其他特徵、目標及優勢將根據上述描述及附圖以及申請專利範圍而顯而易見。 The details of one or more embodiments of the present application are set forth in the following drawings and description. Other features, objects and advantages will be apparent from the above description and drawings and the scope of the application.
1011:顯微鏡 1011:Microscope
30:第一標識板 30: First identification plate
30a:第一表面 30a: First surface
30b:第二表面 30b: Second surface
50:第二標識板 50: Second identification plate
50a:第一表面 50a: first surface
50b:第二表面 50b: Second surface
70:可移動平台 70: Movable platform
81:第一顯微鏡 81:First microscope
82:第二顯微鏡 82: Second microscope
100:系統 100:System
101:補償量測裝置 101: Compensation measurement device
102:晶圓對準校準裝置 102: Wafer alignment and calibration device
103:處理器 103: Processor
412:操作 412: Operation
414:操作 414: Operation
416:操作 416: Operation
418:操作 418: Operation
420:操作 420: Operation
422:操作 422: Operation
424:操作 424: Operation
426:操作 426: Operation
428:操作 428: Operation
430:操作 430: Operation
812:第一物鏡 812: First objective lens
822:第二物鏡 822: Second objective lens
1012:物鏡 1012:Objective lens
P:聚焦路徑 P: Focus path
P1:聚焦路徑 P1: Focus path
M1:第一標識 M1: First identification
M2:第二標識 M2: Second identity
Z1:第一焦距 Z1: First focal length
Z2:第二焦距 Z2: Second focal length
Z3:焦距 Z3: Focal length
ZC:補償焦距 ZC: Compensating focal length
ZL:焦距 ZL: focal length
△Z:補償參數 △Z: Compensation parameter
本說明書中之揭示內容提及且包含以下各圖:圖1係根據本申請案之一些實施例的用於校準晶圓對準之系統的示意圖;圖2A與圖2B係根據本申請案之一些實施例,由圖1中之補償量測裝置所執行之操作的示意圖;圖3A、圖3B與圖3C係根據本申請案之一些實施例,由圖1中之晶圓對準校準裝置所執行之操作的示意圖;圖4係根據本申請案之一些實施例的用於校準晶圓對準之方法的流程圖。 The disclosure in this specification refers to and includes the following figures: FIG. 1 is a schematic diagram of a system for calibrating wafer alignment according to some embodiments of the present application; FIG. 2A and FIG. 2B are schematic diagrams of operations performed by the compensation measurement device in FIG. 1 according to some embodiments of the present application; FIG. 3A, FIG. 3B and FIG. 3C are schematic diagrams of operations performed by the wafer alignment calibration device in FIG. 1 according to some embodiments of the present application; FIG. 4 is a flow chart of a method for calibrating wafer alignment according to some embodiments of the present application.
根據慣例,圖示中所說明之各種特徵可能並非按比例繪製。因此,為了清晰起見,可任意擴大或減小各種特徵之尺寸。圖示中所說明之各部件之形狀僅為例示性形狀,並非限定部件之實際形狀。另外,為了清楚起見,可簡化圖示中所說明之實施方案。因此,圖示可能並未說明給定設備或裝置之全部組件。最後,可貫穿說明書及圖示使用相同參考標號來表示相同特徵。 As a rule, the various features illustrated in the drawings may not be drawn to scale. Therefore, the sizes of the various features may be arbitrarily enlarged or reduced for clarity. The shapes of the components illustrated in the drawings are exemplary shapes only and do not limit the actual shapes of the components. In addition, the implementation schemes illustrated in the drawings may be simplified for clarity. Therefore, the drawings may not illustrate all components of a given device or apparatus. Finally, the same reference numerals may be used throughout the specification and drawings to represent the same features.
為更好地理解本發明之精神,以下結合本發明之部分實施例對其作進一步說明。 In order to better understand the spirit of the present invention, the following is a further explanation of some embodiments of the present invention.
本說明書內使用之詞彙「在一實施例」或「根據一實施例」 並不必要參照相同的具體實施例,且本說明書內使用之「在其他(一些/某些)實施例」或「根據其他(一些/某些)實施例」並不必要參照不同的具體實施例。其目的在於例如主張之主題包括全部或部分範例具體實施例之組合。本文所指「上」及「下」之意義並不限於圖式所直接呈現之關係,其應包含具有明確對應關係之描述,例如「左」及「右」,或者係「上」及「下」之相反。本文所稱之「連接」應理解為涵蓋「直接連接」以及「經由一或多個中間部件連接」。本說明書中所使用之各種部件之名稱僅出於說明之目的,並不具備限定作用,不同廠商可使用不同的名稱來指代具備相同功能之部件。 The terms "in one embodiment" or "according to one embodiment" used in this specification do not necessarily refer to the same specific embodiment, and the terms "in other (some/certain) embodiments" or "according to other (some/certain) embodiments" used in this specification do not necessarily refer to different specific embodiments. The purpose is, for example, that the subject matter advocated includes a combination of all or part of the exemplary specific embodiments. The meaning of "upper" and "lower" referred to herein is not limited to the relationship directly presented in the drawings, and should include descriptions with clear corresponding relationships, such as "left" and "right", or the opposite of "upper" and "lower". The term "connected" referred to herein should be understood to cover "directly connected" and "connected via one or more intermediate components". The names of various components used in this manual are for illustrative purposes only and are not limiting. Different manufacturers may use different names to refer to components with the same function.
以下詳細地論述本發明之各種實施方案。儘管論述了具體實施方案,但應理解,此等實施方案僅用於示出之目的。熟習相關技術者將認識到,在不偏離本發明之精神及保護範疇的情況下,可使用其他部件及組態。 Various embodiments of the present invention are discussed in detail below. Although specific embodiments are discussed, it should be understood that such embodiments are for illustrative purposes only. Those skilled in the art will recognize that other components and configurations may be used without departing from the spirit and scope of protection of the present invention.
圖1係根據本申請案之一些實施例的用於校準晶圓對準之系統100的示意圖。 FIG. 1 is a schematic diagram of a system 100 for calibrating wafer alignment according to some embodiments of the present application.
請參閱圖1,系統100包括補償量測裝置101、晶圓對準校準裝置102及處理器103。補償量測裝置101在處理器103之控制下,進行與補償相關之操作,並產生與補償相關之資料Z1及Z2。處理器103基於與補償相關之資料Z1及Z2,判定補償參數△Z。晶圓對準校準裝置102則在處理器103之控制下,基於補償參數△Z,進行與校準相關之操作,並產生校準後上、下顯微鏡在高度上之資料ZC及ZL。處理器103具有相關之硬體與電腦程式,用以支援補償量測裝置101及晶圓對準校準裝置102之操作。補償量測裝置101之組件及操作將於下文中參閱圖2A與圖2B詳細地論 述,而晶圓對準校準裝置102之組件及操作則將於下文中參閱圖3A、圖3B與圖3C詳細地論述。 Referring to FIG. 1 , the system 100 includes a compensation measurement device 101, a wafer alignment calibration device 102, and a processor 103. Under the control of the processor 103, the compensation measurement device 101 performs operations related to compensation and generates data Z1 and Z2 related to compensation. The processor 103 determines the compensation parameter ΔZ based on the compensation data Z1 and Z2. Under the control of the processor 103, the wafer alignment calibration device 102 performs operations related to calibration based on the compensation parameter ΔZ and generates data ZC and ZL of the height of the upper and lower microscopes after calibration. The processor 103 has related hardware and computer programs to support the operation of the compensation measurement device 101 and the wafer alignment calibration device 102. The components and operation of the compensation measurement device 101 will be discussed in detail below with reference to Figures 2A and 2B, and the components and operation of the wafer alignment calibration device 102 will be discussed in detail below with reference to Figures 3A, 3B and 3C.
圖2A與圖2B係根據本申請案之一些實施例,由圖1中之補償量測裝置101所執行之操作的示意圖。 FIG. 2A and FIG. 2B are schematic diagrams of operations performed by the compensation measurement device 101 in FIG. 1 according to some embodiments of the present application.
請參閱圖2A,補償量測裝置101包括顯微鏡1011、第一標識板30及第二標識板50。顯微鏡1011具有物鏡1012。第一標識板30具有第一表面30a及與第一表面30a相對之第二表面30b,且具有位於第一表面30a上之第一標識M1。根據本申請案之實施例,第一標識板30包含透明玻璃或石英。根據本申請案之一實施例,第一標識板30呈矩形,其長、寬約為10至20毫米,厚度約為1毫米。根據本申請案之另一實施例,第一標識板30呈圓形,其直徑約為10至20毫米,厚度約為1毫米。第二標識板50具有第一表面50a及與第一表面50a相對之第二表面50b,且具有位於第一表面50a上之第二標識M2。第一標識板30與第二標識板50以第一標識M1與第二標識M2面對面之方式置放於可移動平台70上,其中,第一標識M1與第二標識M2可不必相互對齊。可移動平台70與顯微鏡1011可在顯微鏡1011之聚焦路徑P上相對移動使第一標識M1與第二標識M2進入顯微鏡1011之視野,以利顯微鏡1011聚焦。 Referring to FIG. 2A , the compensation measuring device 101 includes a microscope 1011, a first identification plate 30, and a second identification plate 50. The microscope 1011 has an objective lens 1012. The first identification plate 30 has a first surface 30a and a second surface 30b opposite to the first surface 30a, and has a first identification M1 located on the first surface 30a. According to an embodiment of the present application, the first identification plate 30 comprises transparent glass or quartz. According to one embodiment of the present application, the first identification plate 30 is rectangular, with a length and width of approximately 10 to 20 mm and a thickness of approximately 1 mm. According to another embodiment of the present application, the first identification plate 30 is circular, with a diameter of approximately 10 to 20 mm and a thickness of approximately 1 mm. The second identification plate 50 has a first surface 50a and a second surface 50b opposite to the first surface 50a, and has a second identification mark M2 located on the first surface 50a. The first identification plate 30 and the second identification plate 50 are placed on the movable platform 70 in a manner that the first identification mark M1 and the second identification mark M2 face each other, wherein the first identification mark M1 and the second identification mark M2 do not need to be aligned with each other. The movable platform 70 and the microscope 1011 can move relative to each other on the focusing path P of the microscope 1011 so that the first identification mark M1 and the second identification mark M2 enter the field of view of the microscope 1011, so as to facilitate the focusing of the microscope 1011.
根據本申請案之實施例,在處理器103之控制下,使可移動平台70在聚焦路徑P之方向上移動,以使顯微鏡1011在第一標識板30之第二表面30b上方對第一標識板30之第一標識M1聚焦,並取得第一焦距Z1,其為顯微鏡1011之物鏡1012與第一標識M1的距離。之後,自可移動平台70上取出第一標識板30。 According to the embodiment of the present application, under the control of the processor 103, the movable platform 70 is moved in the direction of the focusing path P, so that the microscope 1011 focuses on the first mark M1 of the first mark plate 30 above the second surface 30b of the first mark plate 30, and obtains the first focal length Z1, which is the distance between the objective lens 1012 of the microscope 1011 and the first mark M1. Afterwards, the first mark plate 30 is taken out from the movable platform 70.
請參閱圖2B,在處理器103之控制下,使可移動平台70在 聚焦路徑P之方向上移動,以使顯微鏡1011在第二標識板50之第一表面50a上方對第二標識M2聚焦,並取得第二焦距Z2,其為取出第一標識板30後,顯微鏡1011之物鏡1012與第二標識M2的距離。 Please refer to FIG. 2B. Under the control of the processor 103, the movable platform 70 is moved in the direction of the focusing path P, so that the microscope 1011 focuses on the second mark M2 above the first surface 50a of the second mark plate 50, and obtains the second focal length Z2, which is the distance between the objective lens 1012 of the microscope 1011 and the second mark M2 after the first mark plate 30 is taken out.
處理器103基於第一焦距Z1及第二焦距Z2,判定補償參數△Z,其為第二焦距Z2減去第一焦距Z1,亦即△Z=Z2-Z1。△Z為利用第一標識板30來進行共焦校準時,對第一標識板30之厚度之補償量。此補償量將用於校準晶圓對準。 The processor 103 determines the compensation parameter △Z based on the first focal length Z1 and the second focal length Z2, which is the second focal length Z2 minus the first focal length Z1, that is, △Z=Z2-Z1. △Z is the compensation amount for the thickness of the first marking plate 30 when the first marking plate 30 is used for confocal calibration. This compensation amount will be used to calibrate wafer alignment.
圖3A、圖3B與圖3C係根據本申請案之一些實施例,由圖1中之晶圓對準校準裝置102所執行之操作的示意圖。 FIG. 3A, FIG. 3B, and FIG. 3C are schematic diagrams of operations performed by the wafer alignment calibration device 102 in FIG. 1 according to some embodiments of the present application.
請參閱圖3A,晶圓對準校準裝置102包括第一顯微鏡81、第二顯微鏡82及第一標識板30。第一顯微鏡81具有第一物鏡812,第二顯微鏡82具有第二物鏡822。在處理器103之控制下,使第一顯微鏡81於第一標識板30之第二表面30b上方對第一標識M1聚焦,以取得焦距Z3,其為第一顯微鏡81之第一物鏡812與第一標識M1的距離,其中,由第一標識M1與第一顯微鏡81之第一物鏡812的中心判定第一顯微鏡81之聚焦路徑P1。之後,處理器103基於焦距Z3與補償參數△Z,判定第一顯微鏡81之補償焦距ZC,其為焦距Z3加上補償參數△Z,亦即ZC=Z3+△Z。 Referring to FIG. 3A , the wafer alignment calibration device 102 includes a first microscope 81, a second microscope 82, and a first identification plate 30. The first microscope 81 has a first objective lens 812, and the second microscope 82 has a second objective lens 822. Under the control of the processor 103, the first microscope 81 is focused on the first identification M1 above the second surface 30b of the first identification plate 30 to obtain a focal length Z3, which is the distance between the first objective lens 812 of the first microscope 81 and the first identification M1, wherein the focusing path P1 of the first microscope 81 is determined by the center of the first identification M1 and the first objective lens 812 of the first microscope 81. Afterwards, the processor 103 determines the compensated focal length ZC of the first microscope 81 based on the focal length Z3 and the compensation parameter △Z, which is the focal length Z3 plus the compensation parameter △Z, that is, ZC=Z3+△Z.
請參閱圖3B,在處理器103之控制下,使第一標識板30在聚焦路徑P1之方向上相對於第一顯微鏡81移動,以使第一標識板30之第一標識M1與第一顯微鏡81之第一物鏡812的距離為補償焦距ZC。 Please refer to FIG. 3B . Under the control of the processor 103 , the first marking plate 30 is moved relative to the first microscope 81 in the direction of the focusing path P1 , so that the distance between the first marking M1 of the first marking plate 30 and the first objective lens 812 of the first microscope 81 is the compensation focal length ZC.
之後,請參閱圖3C,在處理器103之控制下,使第二顯微鏡82於第一標識板30之第一表面30a下方對第一標識M1聚焦,以取得焦距ZL,其為第二顯微鏡82之第二物鏡822與第一標識M1的距離。之後,焦 距ZC與焦距ZL可用於晶圓接合時上、下兩片晶圓之對準。 Afterwards, please refer to FIG. 3C . Under the control of the processor 103 , the second microscope 82 is focused on the first mark M1 below the first surface 30a of the first mark plate 30 to obtain a focal length ZL, which is the distance between the second objective lens 822 of the second microscope 82 and the first mark M1. Afterwards, the focal length ZC and the focal length ZL can be used to align the upper and lower wafers when wafer bonding.
根據本申請案之實施例,圖2A與圖2B之顯微鏡1011及圖3A、圖3B與圖3C之第一顯微鏡81及第二顯微鏡82具有相同的放大倍率。 According to the embodiment of the present application, the microscope 1011 in FIG. 2A and FIG. 2B and the first microscope 81 and the second microscope 82 in FIG. 3A, FIG. 3B and FIG. 3C have the same magnification.
圖4係根據本申請案之一些實施例的用於校準晶圓對準之方法的流程圖。 FIG. 4 is a flow chart of a method for calibrating wafer alignment according to some embodiments of the present application.
請參閱圖4,在操作412中,提供第一標識板,其具有第一標識。 Referring to FIG. 4 , in operation 412 , a first identification plate is provided, which has a first identification.
在操作414中,提供第二標識板,其具有第二標識。 In operation 414, a second identification plate is provided, which has a second identification.
在操作416中,將第一標識與第二標識面對面置放。 In operation 416, the first identifier is placed face to face with the second identifier.
在操作418中,提供顯微鏡,使顯微鏡在聚焦路徑上對第一標識聚焦,並取得第一焦距Z1。 In operation 418, a microscope is provided so that the microscope focuses on the first mark on a focusing path and obtains a first focal length Z1.
在操作420中,取出第一標識板。 In operation 420, the first identification plate is removed.
在操作422中,使顯微鏡在聚焦路徑上對第二標識聚焦,並取得第二焦距Z2。 In operation 422, the microscope is focused on the second mark on the focusing path and a second focal length Z2 is obtained.
在操作424中,判定補償參數△Z,其為第二焦距Z2減去第一焦距Z1。 In operation 424, a compensation parameter ΔZ is determined, which is the second focal length Z2 minus the first focal length Z1.
在操作426中,提供第一顯微鏡,使第一顯微鏡在第一標識板之上方對第一標識聚焦,並取得焦距Z3。 In operation 426, a first microscope is provided so that the first microscope focuses on the first mark above the first mark plate and obtains a focal length Z3.
在操作428中,對第一顯微鏡進行補償,使其補償後之焦距ZC為焦距Z3加上補償參數△Z。 In operation 428, the first microscope is compensated so that its compensated focal length ZC is the focal length Z3 plus the compensation parameter △Z.
在操作430中,提供第二顯微鏡,使第二顯微鏡在第一標識板之下方對第一標識聚焦,以取得焦距ZL。 In operation 430, a second microscope is provided so that the second microscope focuses on the first mark below the first mark plate to obtain a focal length ZL.
焦距ZC與焦距ZL可用於晶圓接合時上、下兩片晶圓之對 準。 The focal length ZC and focal length ZL can be used to align the upper and lower wafers when wafer bonding.
相較於當前的方法並未對進行共焦校準之薄膜厚度進行補償而導致共焦校準效果降低。本申請案之用於校準晶圓對準之方法及系統採用透明標識板來進行共焦校準,且對透明標識板之厚度進行補償,可減少上、下顯微鏡帶來的系統誤差,提高上、下顯微鏡共焦校準效果。 Compared with the current method, the thickness of the film used for confocal calibration is not compensated, resulting in a decrease in the confocal calibration effect. The method and system for calibrating wafer alignment in this application uses a transparent marker plate for confocal calibration, and compensates for the thickness of the transparent marker plate, which can reduce the system error caused by the upper and lower microscopes and improve the confocal calibration effect of the upper and lower microscopes.
本文中之描述經提供以使熟習此項技術者能夠進行或使用本發明。熟習此項技術者將易於顯而易見對本發明之各種修改,且本文中所定義之一般原理可應用於其他變化形式而不會脫離本發明之精神或範疇。因此,本發明不限於本文所述之實例及設計,而是被賦予與本文所揭示之原理及新穎特徵一致的最寬範疇。 The description herein is provided to enable one skilled in the art to make or use the invention. Various modifications to the invention will be readily apparent to one skilled in the art, and the general principles defined herein may be applied to other variations without departing from the spirit or scope of the invention. Therefore, the invention is not limited to the examples and designs described herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
412:操作 412: Operation
414:操作 414: Operation
416:操作 416: Operation
418:操作 418: Operation
420:操作 420: Operation
422:操作 422: Operation
424:操作 424: Operation
426:操作 426: Operation
428:操作 428: Operation
430:操作 430: Operation
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111578785.7A CN116387220A (en) | 2021-12-22 | 2021-12-22 | Method and system for calibrating wafer alignment |
CN202111578785.7 | 2021-12-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202333284A TW202333284A (en) | 2023-08-16 |
TWI864504B true TWI864504B (en) | 2024-12-01 |
Family
ID=86901224
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111145120A TWI864504B (en) | 2021-12-22 | 2022-11-25 | Method and system for calibrating wafer alignment |
Country Status (4)
Country | Link |
---|---|
KR (1) | KR102820511B1 (en) |
CN (1) | CN116387220A (en) |
TW (1) | TWI864504B (en) |
WO (1) | WO2023116160A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010023935A1 (en) * | 2008-08-29 | 2010-03-04 | 株式会社ニコン | Substrate aligning apparatus, substrate aligning method and method for manufacturing multilayer semiconductor |
CN101779270A (en) * | 2007-08-10 | 2010-07-14 | 株式会社尼康 | Substrate bonding apparatus and substrate bonding method |
JP2011222659A (en) * | 2010-04-07 | 2011-11-04 | Nikon Corp | Substrate observation apparatus and method of manufacturing device |
WO2018062129A1 (en) * | 2016-09-29 | 2018-04-05 | 株式会社新川 | Method for manufacturing semiconductor device, and mounting device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AT405775B (en) * | 1998-01-13 | 1999-11-25 | Thallner Erich | Method and apparatus for bringing together wafer-type (slice-type, disk-shaped) semiconductor substrates in an aligned manner |
JP5454310B2 (en) * | 2010-04-01 | 2014-03-26 | 株式会社ニコン | Substrate bonding apparatus and substrate bonding method |
KR20200087472A (en) * | 2019-01-11 | 2020-07-21 | 주식회사 야스 | Align system for wafer with IR |
-
2021
- 2021-12-22 CN CN202111578785.7A patent/CN116387220A/en active Pending
-
2022
- 2022-10-20 KR KR1020247024736A patent/KR102820511B1/en active Active
- 2022-10-20 WO PCT/CN2022/126488 patent/WO2023116160A1/en active Application Filing
- 2022-11-25 TW TW111145120A patent/TWI864504B/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101779270A (en) * | 2007-08-10 | 2010-07-14 | 株式会社尼康 | Substrate bonding apparatus and substrate bonding method |
WO2010023935A1 (en) * | 2008-08-29 | 2010-03-04 | 株式会社ニコン | Substrate aligning apparatus, substrate aligning method and method for manufacturing multilayer semiconductor |
JP2011222659A (en) * | 2010-04-07 | 2011-11-04 | Nikon Corp | Substrate observation apparatus and method of manufacturing device |
WO2018062129A1 (en) * | 2016-09-29 | 2018-04-05 | 株式会社新川 | Method for manufacturing semiconductor device, and mounting device |
Also Published As
Publication number | Publication date |
---|---|
KR20240130734A (en) | 2024-08-29 |
KR102820511B1 (en) | 2025-06-12 |
WO2023116160A1 (en) | 2023-06-29 |
CN116387220A (en) | 2023-07-04 |
TW202333284A (en) | 2023-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110718495B (en) | Joining device and joining method | |
US8139219B2 (en) | Apparatus and method for semiconductor wafer alignment | |
US9851645B2 (en) | Device and method for aligning substrates | |
US10861819B1 (en) | High-precision bond head positioning method and apparatus | |
TWI285727B (en) | Method and apparatus for measuring dimensional changes in transparent substrates | |
JP6502846B2 (en) | Apparatus and method for determining registration error | |
CN1751378A (en) | Detection method for optimum position detection formula, alignment method, exposure method, device production method, device, and measurement and/or inspection apparatus | |
TWI714048B (en) | Substrate carrier, method of patterning a plurality of substrates and processing system | |
JP2019090885A (en) | Lithography apparatus, lithography method, decision method, and article manufacturing method | |
JP5018004B2 (en) | Microscope, mark detection method, wafer bonding apparatus, and manufacturing method of stacked three-dimensional semiconductor device | |
KR102629523B1 (en) | Measuring methods and measuring devices | |
TWI864504B (en) | Method and system for calibrating wafer alignment | |
US7584072B2 (en) | Method for determining correction values for the measured values of positions of structures on a substrate | |
CN110058497B (en) | A Sample-Based Non-contact Center Alignment Method | |
US20070035731A1 (en) | Direct alignment in mask aligners | |
WO2023157061A1 (en) | Inspection device, mounting device, inspection method, and program | |
TW202431437A (en) | Bonding apparatus and bonding method | |
JP2004325217A (en) | Conveyance device | |
JPH0536768A (en) | Probe apparatus | |
US20250140592A1 (en) | Method and system for die bonding | |
JP4184983B2 (en) | Alignment method | |
TWI717668B (en) | Alignment device, method and equipment for double-sided exposure | |
JP6337179B2 (en) | Apparatus and method for determining alignment error | |
CN118943039A (en) | Wafer warpage detection method, device, electronic device and storage medium | |
JP2011170297A (en) | Microscope, substrate sticking device, method for manufacturing laminated semiconductor device, and the laminated semiconductor device |