[go: up one dir, main page]

TWI523186B - Module ic package structure with electrical shielding function and method of making the same - Google Patents

Module ic package structure with electrical shielding function and method of making the same Download PDF

Info

Publication number
TWI523186B
TWI523186B TW102135012A TW102135012A TWI523186B TW I523186 B TWI523186 B TW I523186B TW 102135012 A TW102135012 A TW 102135012A TW 102135012 A TW102135012 A TW 102135012A TW I523186 B TWI523186 B TW I523186B
Authority
TW
Taiwan
Prior art keywords
substrate
circuit substrate
circuit
outer circumference
encapsulant
Prior art date
Application number
TW102135012A
Other languages
Chinese (zh)
Other versions
TW201513295A (en
Inventor
簡煌展
Original Assignee
海華科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 海華科技股份有限公司 filed Critical 海華科技股份有限公司
Priority to TW102135012A priority Critical patent/TWI523186B/en
Publication of TW201513295A publication Critical patent/TW201513295A/en
Application granted granted Critical
Publication of TWI523186B publication Critical patent/TWI523186B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)

Description

具有電性屏蔽功能的模組積體電路封裝結構及其製作方法 Module integrated circuit package structure with electric shielding function and manufacturing method thereof

本發明係有關於一種模組積體電路封裝結構及其製作方法,尤指一種具有電性屏蔽功能的模組積體電路封裝結構及其製作方法。 The invention relates to a module integrated circuit package structure and a manufacturing method thereof, in particular to a module integrated circuit package structure with an electrical shielding function and a manufacturing method thereof.

近幾年來,科技的快速成長,使得各種產品紛紛朝向結合科技的應用,並且亦不斷地在進步發展當中。此外由於產品的功能越來越多,使得目前大多數的產品都是採用模組化的方式來整合設計。然而,在產品中整合多種不同功能的模組,雖然得以使產品的功能大幅增加,但是在現今講究產品小型化及精美外觀的需求之下,要如何設計出兼具產品體積小且多功能的產品,便是目前各行各業都在極力研究的目標。 In recent years, the rapid growth of technology has led to a variety of products that are oriented towards the application of technology, and are constantly evolving. In addition, due to the increasing functionality of the products, most of the current products are modularized to integrate the design. However, the integration of a variety of modules with different functions in the product has greatly increased the functionality of the product. However, under the demand of miniaturization and exquisite appearance of the product, how to design a small and versatile product. Products are the goal that all walks of life are trying to study.

而在半導體製造方面,便是不斷地透過製程技術的演進以越來越高階的技術來製造出體積較小的晶片或元件,以使應用的模組廠商相對得以設計出較小的功能模組,進而可以讓終端產品做為更有效的利用及搭配。而目前的習知技術來看,大部分的應用模組仍是以印刷電路板、環氧樹脂基板或BT(Bismaleimide Triazine)基板等不同材質的基板來作為模組的主要載板,而所有晶片、元件等零件再透過表面黏著技術(SMT)等打件方式來黏著於載板之表面。於是載板純粹只是用以當載具而形成電路連接之用,其中的結構也只是用以作為線路走線佈局的分層結構。 In semiconductor manufacturing, it is constantly evolving process technology to produce smaller wafers or components with higher and higher-order technologies, so that the module manufacturers of the application can relatively design smaller functional modules. In turn, the terminal products can be used more effectively and matched. In view of the current conventional technology, most of the application modules are still the main carrier of the module, such as a printed circuit board, an epoxy substrate or a BT (Bismaleimide Triazine) substrate, and all the chips are used. Parts such as components are then adhered to the surface of the carrier by means of surface mount technology (SMT). Therefore, the carrier board is purely used for forming a circuit connection as a carrier, and the structure therein is only used as a layered structure of the line layout.

再者,隨著射頻通訊技術的發展,意謂著無線通訊元件於電路設計上必須更嚴謹與效能最佳化。無線通訊產品大都要求重量輕、體積小、高品質、低價位、低消耗功率及高可靠度等特點,這些特點促進了射頻/微波積體電路之技術開發與市場成長。而無線通訊產品中無線模組之電磁屏蔽功能及品質要求相對顯得重要,以確保信號不會彼此干擾而影響到通訊品質。 Furthermore, with the development of radio frequency communication technology, it means that the wireless communication components must be more rigorous and optimized in circuit design. Most wireless communication products require light weight, small size, high quality, low price, low power consumption and high reliability. These features promote the technical development and market growth of RF/microwave integrated circuits. The electromagnetic shielding function and quality requirements of wireless modules in wireless communication products are relatively important to ensure that signals do not interfere with each other and affect communication quality.

習知無線模組或其他需要作電磁屏蔽的電路模組,其必須依據所需應用而加設電磁屏蔽的結構,例如電磁屏蔽金屬蓋體設計。而電磁屏蔽結構的尺寸大小又必須配合不同之模組,以使得線路中之訊號源能被隔離及隔絕。但此種習知的電磁屏蔽金屬蓋體必須針對不同的模組或裝置進行設計製作,使習知電磁屏蔽金屬蓋體需耗費較多的工時、人力與成本。 Conventional wireless modules or other circuit modules that require electromagnetic shielding must be provided with an electromagnetic shielding structure according to the required application, such as an electromagnetic shielding metal cover design. The size of the electromagnetic shielding structure must be matched with different modules so that the signal source in the line can be isolated and isolated. However, such a conventional electromagnetic shielding metal cover must be designed and manufactured for different modules or devices, so that the conventional electromagnetic shielding metal cover requires a lot of man-hours, labor and cost.

此外,上述習知電磁屏蔽金屬蓋體的另一缺點為需要作電磁屏蔽之電子電路或裝置的大小、形狀、區塊不一,如需針對每一個不同大小、形狀、區塊的模組予以製作手工模具、進行沖壓加工及逐步元件封裝,則使得電磁屏蔽金屬蓋體的製作困難且無法適用於快速生產的生產線上,而得使習知電磁屏蔽金屬蓋體生產的經濟效益與產業利用性降低。 In addition, another disadvantage of the above-mentioned conventional electromagnetic shielding metal cover is that the size, shape and block of the electronic circuit or device requiring electromagnetic shielding are different, and it is required for each module of different size, shape and block. The production of manual molds, stamping processing and step-by-step component packaging make the production of electromagnetic shielding metal covers difficult and cannot be applied to production lines for rapid production, but the economic benefits and industrial utilization of the conventional electromagnetic shielding metal cover production. reduce.

本發明實施例在於提供一種具有電性屏蔽功能的模組積體電路封裝結構及其製作方法,其可有效解決“習知使用電磁屏蔽金屬蓋體”的缺失。 An embodiment of the present invention provides a module integrated circuit package structure having an electrical shielding function and a manufacturing method thereof, which can effectively solve the "definition of using an electromagnetic shielding metal cover".

本發明其中一實施例所提供的一種具有電性屏蔽功能的模組積體電路封裝結構,其包括:一基板單元、一電子單元、一封裝單元及一屏蔽單元。所述基板單元包括一具有一外環繞周圍的電路基板、一設置在所述電路基板內部且被所述電路基板完全包覆的接地層、及一設置在所述電路基板內部且電性連接於所述接地層的內導電結構,其中所述內導電結構包括多個內導電層,且每 一個所述內導電層具有一直接接觸所述接地層的第一末端及一相反於所述第一末端且從所述電路基板的所述外環繞周圍裸露的第二末端。所述電子單元包括多個設置在所述電路基板上且電性連接於所述電路基板的電子元件,其中多個所述電子元件通過所述電路基板以電性連接於所述接地層。所述封裝單元包括一設置在所述電路基板上且覆蓋多個所述電子元件的封裝膠體。所述屏蔽單元包括一披覆在所述封裝膠體的外表面上及所述電路基板的所述外環繞周圍上的金屬屏蔽層,其中所述金屬屏蔽層直接接觸每一個所述內導電層的所述第二末端,且所述接地層直接通過所述內導電結構以電性連接於所述金屬屏蔽層。 One embodiment of the present invention provides a module integrated circuit package structure having an electrical shielding function, comprising: a substrate unit, an electronic unit, a package unit and a shielding unit. The substrate unit includes a circuit substrate having an outer circumference, a ground layer disposed inside the circuit substrate and completely covered by the circuit substrate, and a metal substrate disposed inside the circuit substrate and electrically connected to the substrate An inner conductive structure of the ground layer, wherein the inner conductive structure includes a plurality of inner conductive layers, and each One of the inner conductive layers has a first end directly contacting the ground layer and a second end opposite the first end and exposed from the outer surrounding of the circuit substrate. The electronic unit includes a plurality of electronic components disposed on the circuit substrate and electrically connected to the circuit substrate, wherein the plurality of electronic components are electrically connected to the ground layer through the circuit substrate. The package unit includes an encapsulant disposed on the circuit substrate and covering a plurality of the electronic components. The shielding unit includes a metal shielding layer coated on an outer surface of the encapsulant and on the outer circumference of the circuit substrate, wherein the metal shielding layer directly contacts each of the inner conductive layers The second end, and the ground layer is electrically connected to the metal shielding layer directly through the inner conductive structure.

本發明另外一實施例所提供的一種具有電性屏蔽功能的模組積體電路封裝結構,其包括:一基板單元、一電子單元、一封裝單元及一屏蔽單元。所述基板單元包括一具有一外環繞周圍的電路基板及一設置在所述電路基板內部的接地層,其中所述接地層從所述電路基板的所述外環繞周圍裸露。所述電子單元包括多個設置在所述電路基板上且電性連接於所述電路基板的電子元件,其中多個所述電子元件通過所述電路基板以電性連接於所述接地層。所述封裝單元包括一設置在所述電路基板上且覆蓋多個所述電子元件的封裝膠體。所述屏蔽單元包括一披覆在所述封裝膠體的外表面上及所述電路基板的所述外環繞周圍上的金屬屏蔽層,其中所述金屬屏蔽層直接接觸從所述電路基板的所述外環繞周圍所裸露的所述接地層,以使得多個所述電子元件直接通過所述接地層以電性連接於所述金屬屏蔽層。 According to another embodiment of the present invention, a module integrated circuit package structure having an electrical shielding function includes: a substrate unit, an electronic unit, a package unit, and a shielding unit. The substrate unit includes a circuit substrate having an outer circumference and a ground layer disposed inside the circuit substrate, wherein the ground layer is exposed from the outer circumference of the circuit substrate. The electronic unit includes a plurality of electronic components disposed on the circuit substrate and electrically connected to the circuit substrate, wherein the plurality of electronic components are electrically connected to the ground layer through the circuit substrate. The package unit includes an encapsulant disposed on the circuit substrate and covering a plurality of the electronic components. The shielding unit includes a metal shielding layer overlying an outer surface of the encapsulant and surrounding the outer circumference of the circuit substrate, wherein the metal shielding layer directly contacts the substrate from the circuit substrate The ground layer exposed around the periphery is externally surrounded such that a plurality of the electronic components are electrically connected to the metal shield layer directly through the ground layer.

本發明另外再一實施例所提供的一種具有電性屏蔽功能的模組積體電路封裝結構的製作方法,其包括下列步驟:提供一初始基板,所述初始基板包括多個彼此相連且成矩陣排列的基板單元,其中每一個所述基板單元包括一電路基板、一設置在所述電路基板內部且被所述電路基板完全包覆的接地層、一設置在所述 電路基板內部且電性連接於所述接地層的內導電結構,其中所述內導電結構包括多個內導電層,且每一個所述內導電層具有一直接接觸所述接地層的第一末端及一相反於所述第一末端的第二末端;將多個電子單元分別設置在多個所述基板單元的多個所述電路基板上,其中每一個所述電子單元包括多個設置在相對應的所述電路基板上且電性連接於相對應的所述電路基板的電子元件,並且每一個所述電子單元的多個所述電子元件通過相對應的所述電路基板以電性連接於相對應的所述接地層;形成一初始封裝單元於所述初始基板上,以覆蓋多個所述電子單元,其中所述初始封裝單元包括多個彼此相連的封裝膠體,且每一個所述封裝膠體設置在相對應的所述電路基板上且覆蓋多個相對應的所述電子元件;形成多個同時貫穿所述初始基板及所述初始封裝單元的貫穿孔,以裸露每一個所述內導電層的所述第二末端;沿著多個所述貫穿孔來切割所述初始基板及所述初始封裝單元,以分離多個所述基板單元及分離多個所述封裝膠體;以及,形成多個金屬屏蔽層,其中每一個所述金屬屏蔽層披覆在相對應的所述封裝膠體的外表面上及相對應的所述電路基板的一外環繞周圍上,且每一個所述金屬屏蔽層直接接觸相對應的所述基板單元的所述內導電層的所述第二末端。 A method for fabricating a module integrated circuit package structure having an electrical shielding function according to another embodiment of the present invention includes the steps of: providing an initial substrate, the initial substrate comprising a plurality of connected to each other and forming a matrix An array of substrate units, wherein each of the substrate units includes a circuit substrate, a ground layer disposed inside the circuit substrate and completely covered by the circuit substrate, and a ground layer disposed thereon An inner conductive structure electrically connected to the ground layer, wherein the inner conductive structure includes a plurality of inner conductive layers, and each of the inner conductive layers has a first end directly contacting the ground layer And a second end opposite to the first end; a plurality of electronic units are respectively disposed on the plurality of the circuit substrates of the plurality of substrate units, wherein each of the electronic units includes a plurality of disposed phases Corresponding on the circuit substrate and electrically connected to the corresponding electronic components of the circuit substrate, and a plurality of the electronic components of each of the electronic units are electrically connected to each other through the corresponding circuit substrate Corresponding to the ground layer; forming an initial package unit on the initial substrate to cover a plurality of the electronic units, wherein the initial package unit comprises a plurality of package colloids connected to each other, and each of the packages a colloid disposed on the corresponding circuit substrate and covering a plurality of corresponding electronic components; forming a plurality of simultaneously through the initial substrate and the initial package unit a through hole for exposing the second end of each of the inner conductive layers; cutting the initial substrate and the initial package unit along the plurality of through holes to separate a plurality of the substrate units and separating a plurality of the encapsulants; and forming a plurality of metal shielding layers, wherein each of the metal shielding layers is coated on an outer surface of the corresponding encapsulant and an outer circumference of the corresponding circuit substrate Surrounding, and each of the metal shielding layers directly contacts the second end of the corresponding inner conductive layer of the substrate unit.

為使能更進一步瞭解本發明的特徵及技術內容,請參閱以下有關本發明的詳細說明與附圖,然而所附圖式僅提供參考與說明用,並非用來對本發明加以限制者。 For a better understanding of the features and technical aspects of the present invention, reference should be made to the accompanying drawings.

Z‧‧‧封裝結構 Z‧‧‧ package structure

1’‧‧‧屏蔽單元初始基板 1'‧‧‧Shielding unit initial substrate

1‧‧‧基板單元 1‧‧‧Substrate unit

10‧‧‧電路基板 10‧‧‧ circuit board

100‧‧‧外環繞周圍 100‧‧‧outer surround

11‧‧‧接地層 11‧‧‧ Grounding layer

12’‧‧‧貫穿孔 12’‧‧‧through holes

121‧‧‧第一半穿孔 121‧‧‧First half perforation

122‧‧‧第二半穿孔 122‧‧‧Second half perforation

13‧‧‧內導電結構 13‧‧‧Inner conductive structure

130‧‧‧內導電層 130‧‧‧Inner conductive layer

1301‧‧‧第一末端 1301‧‧‧ first end

1302‧‧‧第二末端 1302‧‧‧second end

2‧‧‧電子單元 2‧‧‧Electronic unit

20‧‧‧電子元件 20‧‧‧Electronic components

3’‧‧‧初始封裝單元 3'‧‧‧Initial packaging unit

3‧‧‧封裝單元 3‧‧‧Package unit

30‧‧‧封裝膠體 30‧‧‧Package colloid

300‧‧‧外環繞周圍 300‧‧‧outer surround

4‧‧‧屏蔽單元 4‧‧‧Shielding unit

40‧‧‧金屬屏蔽層 40‧‧‧Metal shield

A-A‧‧‧割面線 A-A‧‧‧ cut line

B-B‧‧‧割面線 B-B‧‧‧ cut line

X-X‧‧‧切割線 X-X‧‧‧ cutting line

圖1為本發明第一實施例所揭示的一種具有電性屏蔽功能的模組積體電路封裝結構的製作方法的流程圖。 1 is a flow chart of a method for fabricating a module integrated circuit package structure with an electrical shielding function according to a first embodiment of the present invention.

圖2為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S100的上視示意圖。 2 is a top plan view showing a step S100 of a method of fabricating a module integrated circuit package structure according to a first embodiment of the present invention.

圖3為圖2的A-A割面線的剖面示意圖。 3 is a schematic cross-sectional view of the A-A cut line of FIG. 2.

圖4為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S102的剖面示意圖。 4 is a cross-sectional view showing the step S102 of the method for fabricating the module integrated circuit package structure according to the first embodiment of the present invention.

圖5為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S104的剖面示意圖。 FIG. 5 is a cross-sectional view showing the step S104 of the method for fabricating the module integrated circuit package structure according to the first embodiment of the present invention.

圖6為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S106的上視示意圖。 FIG. 6 is a top plan view of step S106 of the method for fabricating the module integrated circuit package structure according to the first embodiment of the present invention.

圖7為圖6的B-B割面線的剖面示意圖。 Fig. 7 is a schematic cross-sectional view showing the line B-B of Fig. 6;

圖8為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S108的剖面示意圖。 FIG. 8 is a cross-sectional view showing the step S108 of the method of fabricating the module integrated circuit package structure according to the first embodiment of the present invention.

圖9為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S110及模組積體電路封裝結構的剖面示意圖。 FIG. 9 is a cross-sectional view showing the step S110 of the method for fabricating the module integrated circuit package structure and the module integrated circuit package structure according to the first embodiment of the present invention.

圖10為本發明第一實施例的模組積體電路封裝結構的製作方法的步驟S110及模組積體電路封裝結構的上視示意圖。 FIG. 10 is a top plan view showing the step S110 of the method for fabricating the module integrated circuit package structure and the module integrated circuit package structure according to the first embodiment of the present invention.

圖11為本發明第二實施例所揭示的模組積體電路封裝結構的剖面示意圖。 FIG. 11 is a cross-sectional view showing a package integrated circuit package structure according to a second embodiment of the present invention.

〔第一實施例〕 [First Embodiment]

請參閱圖1至圖10所示,本發明第一實施例提供一種具有電性屏蔽功能的模組積體電路封裝結構Z的製作方法,其包括下列步驟:首先,步驟S100為:配合圖1、圖2及圖3所示,提供一初始基板1’,初始基板1’包括多個彼此相連且成矩陣排列的基板單元1,其中每一個基板單元1包括一電路基板10、一設置在電路基板10內部且被電路基板10完全包覆的接地層11(例如片狀的接地層11)、及一設置在電路基板10內部且電性連接於接地層11的內導電結構13,其中內導電結構13包括多個內導電層130(例如條狀的內導電層130),並且每一個內導電層130具有一直接接觸接地層10的第一末端1301及一相反於第一末端1301的第二末端 1302。舉例來說,基板單元1可為一多層電路板結構,而接地層11就是多層電路板結構中的其中一層,當然接地層11也可以是多層電路板結構的最上層,而這最上層的接地層11會被直接設置在電路基板10的頂面上,然而本發明不以此例子為限。 Referring to FIG. 1 to FIG. 10, a first embodiment of the present invention provides a method for fabricating a module integrated circuit package structure Z having an electrical shielding function, which includes the following steps: First, step S100 is as follows: FIG. As shown in FIG. 2 and FIG. 3, an initial substrate 1' is provided. The initial substrate 1' includes a plurality of substrate units 1 connected to each other and arranged in a matrix. Each of the substrate units 1 includes a circuit substrate 10 and a circuit. a ground layer 11 (for example, a sheet-like ground layer 11) inside the substrate 10 and completely covered by the circuit substrate 10, and an inner conductive structure 13 disposed inside the circuit substrate 10 and electrically connected to the ground layer 11, wherein the inner conductive layer The structure 13 includes a plurality of inner conductive layers 130 (eg, strip-shaped inner conductive layers 130), and each inner conductive layer 130 has a first end 1301 that directly contacts the ground layer 10 and a second opposite the first end 1301. End 1302. For example, the substrate unit 1 can be a multi-layer circuit board structure, and the ground layer 11 is one of the layers of the multi-layer circuit board structure. Of course, the ground layer 11 can also be the uppermost layer of the multi-layer circuit board structure, and the uppermost layer The ground layer 11 is disposed directly on the top surface of the circuit substrate 10, but the present invention is not limited to this example.

接著,步驟S102為:配合圖1、圖3及圖4所示,將多個電子單元2分別設置在多個基板單元1的多個電路基板10上,其中每一個電子單元2包括多個設置在相對應的電路基板10上且電性連接於相對應的電路基板10的電子元件20,並且每一個電子單元2的多個電子元件20通過相對應的電路基板10,以電性連接於相對應的接地層11。舉例來說,作為多層電路板結構的電路基板10內部具有至少一電性連接於電子元件20及接地層11之間的導電結構設計,以使得每一個電子單元2的多個電子元件20可通過相對應的電路基板10以電性連接於相對應的接地層11。 Next, in step S102, as shown in FIG. 1, FIG. 3 and FIG. 4, a plurality of electronic units 2 are respectively disposed on the plurality of circuit substrates 10 of the plurality of substrate units 1, wherein each of the electronic units 2 includes a plurality of settings. On the corresponding circuit substrate 10 and electrically connected to the electronic component 20 of the corresponding circuit substrate 10, and the plurality of electronic components 20 of each electronic unit 2 are electrically connected to the phase through the corresponding circuit substrate 10. Corresponding ground layer 11. For example, the circuit substrate 10 as a multi-layer circuit board structure has at least one conductive structure designed to be electrically connected between the electronic component 20 and the ground layer 11 so that the plurality of electronic components 20 of each electronic unit 2 can pass. The corresponding circuit substrate 10 is electrically connected to the corresponding ground layer 11.

然後,步驟S104為:配合圖1、圖4及圖5所示,形成一初始封裝單元3’於初始基板1’上,以覆蓋多個電子單元2,其中初始封裝單元3’包括多個彼此相連的封裝膠體30,並且每一個封裝膠體30設置在相對應的電路基板10上且覆蓋多個相對應的電子元件20。舉例來說,封裝膠體30可為silicone或epoxy所製成的非透明膠體。 Then, step S104 is to form an initial package unit 3' on the initial substrate 1' to cover the plurality of electronic units 2, wherein the initial package unit 3' includes a plurality of each other, as shown in FIG. 1, FIG. 4 and FIG. The encapsulating colloids 30 are connected, and each encapsulant 30 is disposed on the corresponding circuit substrate 10 and covers a plurality of corresponding electronic components 20. For example, the encapsulant 30 can be a non-transparent gel made of silicone or epoxy.

接下來,步驟S106為:配合圖1、圖5、圖6及圖7所示,形成多個同時貫穿初始基板1’及初始封裝單元3’的貫穿孔12’,以裸露每一個內導電層130的第二末端1302。舉例來說,多個貫穿孔12’可以是經由鑽孔所形成,例如雷射鑽孔。 Next, in step S106, a plurality of through holes 12' are formed through the initial substrate 1' and the initial package unit 3' at the same time as shown in FIG. 1, FIG. 5, FIG. 6, and FIG. 7, to expose each inner conductive layer. The second end 1302 of the 130. For example, the plurality of through holes 12' may be formed via a borehole, such as a laser drilled hole.

緊接著,步驟S108為:配合圖1、圖7及圖8所示,沿著多個貫穿孔12’(亦即沿著圖7的X-X切割線)來切割初始基板1’及初始封裝單元3’,以分離多個基板單元1及分離多個封裝膠體30。更進一步來說,如圖8所示,基板單元1包括多個設置在電路基板10的一外環繞周圍100上且貫穿電路基板10的第一半穿孔 121,封裝膠體30包括多個貫穿封裝膠體30且分別連通於多個第一半穿孔121的第二半穿孔122,並且每一個內導電層130的第二末端1302被相對應的第一半穿孔121所裸露。另外,封裝膠體30具有一外環繞周圍300,封裝膠體30的外環繞周圍300與電路基板10的外環繞周圍100皆為切割面,且封裝膠體30的外環繞周圍300與電路基板10的外環繞周圍100可以彼此互相齊平。 Next, step S108 is to cut the initial substrate 1' and the initial package unit 3 along the plurality of through holes 12' (that is, along the XX cutting line of FIG. 7) as shown in FIG. 1, FIG. 7, and FIG. ', to separate the plurality of substrate units 1 and separate the plurality of encapsulants 30. Furthermore, as shown in FIG. 8, the substrate unit 1 includes a plurality of first semi-perforations disposed on an outer circumference 100 of the circuit substrate 10 and extending through the circuit substrate 10. 121. The encapsulant 30 includes a plurality of second semi-perforations 122 extending through the encapsulant 30 and respectively communicating with the plurality of first semi-perforations 121, and the second end 1302 of each of the inner conductive layers 130 is corresponding to the first semi-perforated 121 is bare. In addition, the encapsulant 30 has an outer surrounding circumference 300. The outer surrounding circumference 300 of the encapsulant 30 and the outer surrounding circumference 100 of the circuit substrate 10 are both cutting surfaces, and the outer surrounding circumference 300 of the encapsulant 30 and the outer circumference of the circuit substrate 10 The surrounding 100 can be flush with each other.

最後,步驟S110為:配合圖1、圖8、圖9及圖10所示,形成多個金屬屏蔽層40,其中每一個金屬屏蔽層40披覆在相對應的封裝膠體30的外表面上及相對應的電路基板10的外環繞周圍100上,並且每一個金屬屏蔽層40直接接觸相對應的基板單元1的內導電層130的第二末端1302,以使得每一個基板單元1的接地層11可直接通過多個相對應的內導電層130,以電性連接於相對應的金屬屏蔽層40。更進一步來說,多個第一半穿孔121的內表面及多個第二半穿孔122的內表面皆被金屬屏蔽層40所覆蓋。 Finally, in step S110, a plurality of metal shielding layers 40 are formed, as shown in FIG. 1, FIG. 8, FIG. 9 and FIG. 10, wherein each metal shielding layer 40 is coated on the outer surface of the corresponding encapsulant 30 and The corresponding circuit substrate 10 is surrounded by the surrounding 100, and each of the metal shield layers 40 directly contacts the second end 1302 of the inner conductive layer 130 of the corresponding substrate unit 1 such that the ground layer 11 of each of the substrate units 1 The plurality of corresponding inner conductive layers 130 may be directly connected to the corresponding metal shield layer 40. Furthermore, the inner surfaces of the plurality of first semi-perforations 121 and the inner surfaces of the plurality of second semi-perforations 122 are covered by the metal shielding layer 40.

綜上所述,配合圖9及圖10所示,依據上述所提供的製作方法,本發明第一實施例可以提供一種具有電性屏蔽功能的模組積體電路封裝結構Z,其包括:一基板單元1、一電子單元2、一封裝單元3及一屏蔽單元4。 As shown in FIG. 9 and FIG. 10, according to the manufacturing method provided above, the first embodiment of the present invention can provide a module integrated circuit package structure Z having an electrical shielding function, which includes: The substrate unit 1, an electronic unit 2, a package unit 3 and a shielding unit 4.

首先,基板單元1包括一具有一外環繞周圍100的電路基板10、一設置在電路基板10內部且被電路基板10完全包覆的接地層11、及一設置在電路基板10內部且電性連接於接地層11的內導電結構13,其中內導電結構13包括多個內導電層130,並且每一個內導電層130具有一直接接觸接地層11的第一末端1301及一相反於第一末端1301且從電路基板10的外環繞周圍100裸露的第二末端1302。 First, the substrate unit 1 includes a circuit substrate 10 having an outer circumference 100, a ground layer 11 disposed inside the circuit substrate 10 and completely covered by the circuit substrate 10, and an electrical connection disposed inside the circuit substrate 10. The inner conductive structure 13 of the ground layer 11, wherein the inner conductive structure 13 includes a plurality of inner conductive layers 130, and each inner conductive layer 130 has a first end 1301 directly contacting the ground layer 11 and a first end 1301 opposite to the first end 1301 And the second end 1302 exposed from the periphery of the circuit substrate 10 is surrounded by the second end 1302.

再者,電子單元2包括多個設置在電路基板10上且電性連接於電路基板10的電子元件20,其中多個電子元件20可通過電路基板10以電性連接於接地層11。舉例來說,多個電子元件20可 為電阻、電容、電感、或具有一預定功能的半導體晶片等等,然而本發明不以此為限。 Furthermore, the electronic unit 2 includes a plurality of electronic components 20 disposed on the circuit substrate 10 and electrically connected to the circuit substrate 10 , wherein the plurality of electronic components 20 are electrically connected to the ground layer 11 through the circuit substrate 10 . For example, a plurality of electronic components 20 can It is a resistor, a capacitor, an inductor, or a semiconductor wafer having a predetermined function, etc., but the invention is not limited thereto.

另外,封裝單元3包括一設置在電路基板10上且覆蓋多個電子元件20的封裝膠體30,並且屏蔽單元4包括一披覆在封裝膠體30的外表面上及電路基板10的外環繞周圍100上的金屬屏蔽層40。藉此,金屬屏蔽層40可直接接觸每一個內導電層130的第二末端1302,以使得接地層11可直接通過內導電結構13的多個內導電層130以電性連接於金屬屏蔽層40。舉例來說,依據不同的設計需求,金屬屏蔽層40可為一透過噴塗方式(spraying)所形成的導電噴塗層、一透過濺鍍方式(sputtering)所形成的導電濺鍍層、一透過印刷方式(printing)所形成的導電印刷層、或一透過電鍍方式(electroplating)所形成的導電電鍍層等等,然而本發明不以此為限。 In addition, the package unit 3 includes an encapsulant 30 disposed on the circuit substrate 10 and covering the plurality of electronic components 20, and the shielding unit 4 includes an outer surface surrounding the encapsulant 30 and an outer circumference of the circuit substrate 100. Metal shield 40 on top. Thereby, the metal shielding layer 40 can directly contact the second end 1302 of each inner conductive layer 130 such that the ground layer 11 can be electrically connected to the metal shielding layer 40 directly through the plurality of inner conductive layers 130 of the inner conductive structure 13 . . For example, according to different design requirements, the metal shielding layer 40 can be a conductive spraying layer formed by spray coating, a conductive sputtering layer formed by sputtering, and a through-printing method ( Printing) a conductive printed layer formed, or a conductive plating layer formed by electroplating, etc., but the invention is not limited thereto.

更進一步來說,基板單元1包括多個設置在電路基板10的外環繞周圍100上且貫穿電路基板10的第一半穿孔121,並且封裝單元3包括多個貫穿封裝膠體30且分別連通於多個第一半穿孔121的第二半穿孔122。每一個內導電層130的第二末端1302被相對應的第一半穿孔121所裸露,並且多個第一半穿孔121的內表面及多個第二半穿孔122的內表面皆被金屬屏蔽層40所覆蓋。另外,封裝膠體30具有一外環繞周圍300,封裝膠體30的外環繞周圍300與電路基板10的外環繞周圍100皆為切割面,並且封裝膠體30的外環繞周圍300與電路基板10的外環繞周圍100可以彼此互相齊平。 Further, the substrate unit 1 includes a plurality of first semi-perforations 121 disposed on the outer surrounding circumference 100 of the circuit substrate 10 and penetrating the circuit substrate 10, and the package unit 3 includes a plurality of penetrating encapsulants 30 and is respectively connected to each other. The second semi-perforation 122 of the first semi-perforation 121. The second end 1302 of each inner conductive layer 130 is exposed by the corresponding first semi-perforation 121, and the inner surfaces of the plurality of first semi-perforations 121 and the inner surfaces of the plurality of second semi-perforations 122 are all shielded by metal. 40 covered. In addition, the encapsulant 30 has an outer surrounding circumference 300, and the outer surrounding circumference 300 of the encapsulant 30 and the outer surrounding circumference 100 of the circuit substrate 10 are both cutting surfaces, and the outer surrounding circumference 300 of the encapsulant 30 and the outer circumference of the circuit substrate 10 The surrounding 100 can be flush with each other.

〔第二實施例〕 [Second embodiment]

請參閱圖11所示,本發明第二實施例可以提供一種具有電性屏蔽功能的模組積體電路封裝結構Z,其包括:一基板單元1、一電子單元2、一封裝單元3及一屏蔽單元4。由圖11及圖9的比較可知,本發明第二實施例與第一實施例最大的差別在於:在第 二實施例中,基板單元1包括一具有一外環繞周圍100的電路基板10及一設置在電路基板10內部的接地層11,其中接地層11的末端直接從電路基板10的外環繞周圍100裸露(更進一步來說,接地層11的末端直接被多個第一半穿孔121所裸露),所以金屬屏蔽層40可直接接觸從電路基板10的外環繞周圍100所裸露的接地層11,以使得多個電子元件20可直接通過接地層11以電性連接於金屬屏蔽層40。 Referring to FIG. 11 , a second embodiment of the present invention can provide a module integrated circuit package structure Z having an electrical shielding function, including: a substrate unit 1 , an electronic unit 2 , a package unit 3 , and a Shield unit 4. It can be seen from the comparison between FIG. 11 and FIG. 9 that the biggest difference between the second embodiment of the present invention and the first embodiment is that: In the second embodiment, the substrate unit 1 includes a circuit substrate 10 having an outer circumference 100 and a ground layer 11 disposed inside the circuit substrate 10. The end of the ground layer 11 is directly exposed from the outer circumference 100 of the circuit substrate 10. (further, the end of the ground layer 11 is directly exposed by the plurality of first semi-perforations 121), so the metal shield layer 40 can directly contact the ground layer 11 exposed from the outer circumference 100 of the circuit substrate 10, so that The plurality of electronic components 20 can be electrically connected to the metal shield layer 40 directly through the ground layer 11.

因此,在第一實施例中,如圖9所示,接地層11需要通過內導電結構13的多個內導電層130,才可以電性連接於金屬屏蔽層40;然而,在第二實施例中,如圖11所示,接地層11可以直接接觸金屬屏蔽層40,以不通過其它導電介質的方式來直接電性連接於金屬屏蔽層40。 Therefore, in the first embodiment, as shown in FIG. 9, the ground layer 11 needs to pass through the plurality of inner conductive layers 130 of the inner conductive structure 13, so that it can be electrically connected to the metal shield layer 40; however, in the second embodiment As shown in FIG. 11, the ground layer 11 may directly contact the metal shield layer 40 to be directly electrically connected to the metal shield layer 40 without passing through other conductive media.

以上所述僅為本發明的較佳可行實施例,非因此侷限本發明的專利範圍,故舉凡運用本發明說明書及圖式內容所做的等效技術變化,均包含於本發明的範圍內。 The above description is only a preferred embodiment of the present invention, and is not intended to limit the scope of the present invention. Therefore, equivalent technical changes made by the present invention and the contents of the drawings are included in the scope of the present invention.

Z‧‧‧封裝結構 Z‧‧‧ package structure

1‧‧‧基板單元 1‧‧‧Substrate unit

10‧‧‧電路基板 10‧‧‧ circuit board

100‧‧‧外環繞周圍 100‧‧‧outer surround

11‧‧‧接地層 11‧‧‧ Grounding layer

121‧‧‧第一半穿孔 121‧‧‧First half perforation

122‧‧‧第二半穿孔 122‧‧‧Second half perforation

2‧‧‧電子單元 2‧‧‧Electronic unit

20‧‧‧電子元件 20‧‧‧Electronic components

3‧‧‧封裝單元 3‧‧‧Package unit

30‧‧‧封裝膠體 30‧‧‧Package colloid

300‧‧‧外環繞周圍 300‧‧‧outer surround

4‧‧‧屏蔽單元 4‧‧‧Shielding unit

40‧‧‧金屬屏蔽層 40‧‧‧Metal shield

Claims (8)

一種具有電性屏蔽功能的模組積體電路封裝結構,其包括:一基板單元,所述基板單元包括一具有一外環繞周圍的電路基板、一設置在所述電路基板內部且被所述電路基板完全包覆的接地層、及一設置在所述電路基板內部且電性連接於所述接地層的內導電結構,其中所述內導電結構包括多個內導電層,且每一個所述內導電層具有一直接接觸所述接地層的第一末端及一相反於所述第一末端且從所述電路基板的所述外環繞周圍裸露的第二末端;一電子單元,所述電子單元包括多個設置在所述電路基板上且電性連接於所述電路基板的電子元件,其中多個所述電子元件通過所述電路基板以電性連接於所述接地層;一封裝單元,所述封裝單元包括一設置在所述電路基板上且覆蓋多個所述電子元件的封裝膠體;以及一屏蔽單元,所述屏蔽單元包括一披覆在所述封裝膠體的外表面上及所述電路基板的所述外環繞周圍上的金屬屏蔽層,其中所述金屬屏蔽層直接接觸每一個所述內導電層的所述第二末端,且所述接地層直接通過所述內導電結構以電性連接於所述金屬屏蔽層;其中,所述基板單元包括多個設置在所述電路基板的所述外環繞周圍上且貫穿所述電路基板的第一半穿孔,所述封裝單元包括多個貫穿所述封裝膠體且分別連通於多個所述第一半穿孔的第二半穿孔,每一個所述內導電層的所述第二末端被相對應的所述第一半穿孔所裸露,且多個所述第一半穿孔的內表面及多個所述第二半穿孔的內表面皆被所述金屬屏蔽層所覆蓋。 A modular integrated circuit package structure having an electrical shielding function, comprising: a substrate unit, the substrate unit comprising a circuit substrate having an outer surrounding circumference, a circuit disposed inside the circuit substrate, and the circuit a ground layer substantially covered by the substrate, and an inner conductive structure disposed inside the circuit substrate and electrically connected to the ground layer, wherein the inner conductive structure includes a plurality of inner conductive layers, and each of the inner conductive layers The conductive layer has a first end directly contacting the ground layer and a second end opposite to the first end and exposed from the outer surrounding of the circuit substrate; an electronic unit, the electronic unit including a plurality of electronic components disposed on the circuit substrate and electrically connected to the circuit substrate, wherein the plurality of electronic components are electrically connected to the ground layer through the circuit substrate; The package unit includes an encapsulant disposed on the circuit substrate and covering the plurality of the electronic components; and a shielding unit including a covering layer a metal shielding layer on the outer surface of the colloid and on the outer circumference of the circuit substrate, wherein the metal shielding layer directly contacts the second end of each of the inner conductive layers, and the ground layer Directly passing through the inner conductive structure to be electrically connected to the metal shield layer; wherein the substrate unit includes a plurality of first half disposed on the outer circumference of the circuit substrate and penetrating through the circuit board Perforating, the package unit includes a plurality of second semi-perforations penetrating the encapsulant and respectively communicating with the plurality of first semi-perforations, and the second end of each of the inner conductive layers is correspondingly The first semi-perforation is exposed, and the inner surfaces of the plurality of first semi-perforations and the inner surfaces of the plurality of second semi-perforations are covered by the metal shielding layer. 如請求項1之具有電性屏蔽功能的模組積體電路封裝結構,其 中所述封裝膠體具有一外環繞周圍,所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周圍皆為切割面,且所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周圍彼此互相齊平。 A module integrated circuit package structure having the electrical shielding function of claim 1 The encapsulant has an outer circumference, the outer circumference of the encapsulant and the outer circumference of the circuit substrate are both cut surfaces, and the outer circumference of the encapsulant is The outer circumferences of the circuit substrate are flush with each other. 一種具有電性屏蔽功能的模組積體電路封裝結構,其包括:一基板單元,所述基板單元包括一具有一外環繞周圍的電路基板及一設置在所述電路基板內部的接地層,其中所述接地層從所述電路基板的所述外環繞周圍裸露;一電子單元,所述電子單元包括多個設置在所述電路基板上且電性連接於所述電路基板的電子元件,其中多個所述電子元件通過所述電路基板以電性連接於所述接地層;一封裝單元,所述封裝單元包括一設置在所述電路基板上且覆蓋多個所述電子元件的封裝膠體;以及一屏蔽單元,所述屏蔽單元包括一披覆在所述封裝膠體的外表面上及所述電路基板的所述外環繞周圍上的金屬屏蔽層,其中所述金屬屏蔽層直接接觸從所述電路基板的所述外環繞周圍所裸露的所述接地層,以使得多個所述電子元件直接通過所述接地層以電性連接於所述金屬屏蔽層;其中,所述基板單元包括多個設置在所述電路基板的所述外環繞周圍上且貫穿所述電路基板的第一半穿孔,所述封裝單元包括多個貫穿所述封裝膠體且分別連通於多個所述第一半穿孔的第二半穿孔,所述接地層被多個所述第一半穿孔所裸露,且多個所述第一半穿孔的內表面及多個所述第二半穿孔的內表面皆被所述金屬屏蔽層所覆蓋。 A modular integrated circuit package structure having an electrical shielding function, comprising: a substrate unit, the substrate unit comprising a circuit substrate having an outer circumference surrounding and a ground layer disposed inside the circuit substrate, wherein The grounding layer is exposed from the outer circumference of the circuit substrate; an electronic unit includes a plurality of electronic components disposed on the circuit substrate and electrically connected to the circuit substrate, wherein The electronic component is electrically connected to the ground layer through the circuit substrate; a package unit, the package unit includes an encapsulant disposed on the circuit substrate and covering a plurality of the electronic components; a shielding unit comprising a metal shielding layer overlying an outer surface of the encapsulant and surrounding the outer circumference of the circuit substrate, wherein the metal shielding layer directly contacts the circuit The outer layer of the substrate is surrounded by the exposed ground layer such that a plurality of the electronic components are electrically connected to the ground through the ground layer a shielding layer; wherein the substrate unit includes a plurality of first semi-perforations disposed on the outer circumference of the circuit substrate and penetrating the circuit substrate, the package unit including a plurality of through the encapsulant And respectively connected to the plurality of first semi-perforated second semi-perforations, the ground layer is exposed by the plurality of first semi-perforations, and the inner surfaces of the plurality of first semi-perforations and the plurality of The inner surface of the second semi-perforated is covered by the metal shielding layer. 如請求項3之具有電性屏蔽功能的模組積體電路封裝結構,其中所述封裝膠體具有一外環繞周圍,所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周圍皆為切割面,且所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周 圍彼此互相齊平。 The module integrated circuit package structure of claim 3, wherein the encapsulant has an outer circumference, and the outer circumference of the encapsulant and the outer circumference of the circuit substrate All around are cutting faces, and the outer surrounding circumference of the encapsulant and the outer circumference of the circuit substrate They are flush with each other. 一種具有電性屏蔽功能的模組積體電路封裝結構的製作方法,其包括下列步驟:提供一初始基板,所述初始基板包括多個彼此相連且成矩陣排列的基板單元,其中每一個所述基板單元包括一電路基板、一設置在所述電路基板內部且被所述電路基板完全包覆的接地層、一設置在所述電路基板內部且電性連接於所述接地層的內導電結構,其中所述內導電結構包括多個內導電層,且每一個所述內導電層具有一直接接觸所述接地層的第一末端及一相反於所述第一末端的第二末端;將多個電子單元分別設置在多個所述基板單元的多個所述電路基板上,其中每一個所述電子單元包括多個設置在相對應的所述電路基板上且電性連接於相對應的所述電路基板的電子元件,並且每一個所述電子單元的多個所述電子元件通過相對應的所述電路基板以電性連接於相對應的所述接地層;形成一初始封裝單元於所述初始基板上,以覆蓋多個所述電子單元,其中所述初始封裝單元包括多個彼此相連的封裝膠體,且每一個所述封裝膠體設置在相對應的所述電路基板上且覆蓋多個相對應的所述電子元件;形成多個同時貫穿所述初始基板及所述初始封裝單元的貫穿孔,以裸露每一個所述內導電層的所述第二末端;沿著多個所述貫穿孔來切割所述初始基板及所述初始封裝單元,以分離多個所述基板單元及分離多個所述封裝膠體;以及形成多個金屬屏蔽層,其中每一個所述金屬屏蔽層披覆在相對應的所述封裝膠體的外表面上及相對應的所述電路基板的一外環繞周圍上,且每一個所述金屬屏蔽層直接接觸相對應 的所述基板單元的所述內導電層的所述第二末端。 A method for fabricating a module integrated circuit package structure having an electrical shielding function, comprising the steps of: providing an initial substrate, wherein the initial substrate comprises a plurality of substrate units connected to each other and arranged in a matrix, wherein each of the The substrate unit includes a circuit substrate, a ground layer disposed inside the circuit substrate and completely covered by the circuit substrate, and an inner conductive structure disposed inside the circuit substrate and electrically connected to the ground layer. Wherein the inner conductive structure comprises a plurality of inner conductive layers, and each of the inner conductive layers has a first end directly contacting the ground layer and a second end opposite to the first end; The electronic units are respectively disposed on the plurality of the circuit substrates of the plurality of the substrate units, wherein each of the electronic units includes a plurality of the circuit boards disposed on the corresponding ones and electrically connected to the corresponding ones An electronic component of the circuit substrate, and a plurality of the electronic components of each of the electronic components are electrically connected to the corresponding ones through the corresponding circuit substrates a grounding layer; forming an initial packaging unit on the initial substrate to cover a plurality of the electronic units, wherein the initial packaging unit comprises a plurality of encapsulants connected to each other, and each of the encapsulants is disposed in a phase Corresponding on the circuit substrate and covering a plurality of corresponding electronic components; forming a plurality of through holes penetrating through the initial substrate and the initial package unit to expose each of the inner conductive layers a second end; cutting the initial substrate and the initial package unit along the plurality of through holes to separate a plurality of the substrate units and separating a plurality of the encapsulants; and forming a plurality of metal shield layers, Each of the metal shielding layers is coated on an outer surface of the corresponding encapsulant and on an outer circumference of the corresponding circuit substrate, and each of the metal shielding layers is in direct contact with each other. The second end of the inner conductive layer of the substrate unit. 如請求項5之具有電性屏蔽功能的模組積體電路封裝結構的製作方法,其中多個所述貫穿孔是經由鑽孔所形成。 A method of fabricating a module integrated circuit package structure having an electrical shielding function according to claim 5, wherein the plurality of through holes are formed by drilling. 如請求項5之具有電性屏蔽功能的模組積體電路封裝結構的製作方法,其中所述基板單元包括多個設置在所述電路基板的所述外環繞周圍上且貫穿所述電路基板的第一半穿孔,所述封裝膠體包括多個貫穿所述封裝膠體且分別連通於多個所述第一半穿孔的第二半穿孔,每一個所述內導電層的所述第二末端被相對應的所述第一半穿孔所裸露,且多個所述第一半穿孔的內表面及多個所述第二半穿孔的內表面皆被所述金屬屏蔽層所覆蓋。 The method of fabricating a module integrated circuit package structure having an electrical shielding function according to claim 5, wherein the substrate unit comprises a plurality of disposed on the outer circumference of the circuit substrate and penetrating the circuit substrate a first half of the through hole, the encapsulant comprises a plurality of second semi-perforations penetrating the encapsulant and respectively communicating with the plurality of first semi-perforations, and the second end of each of the inner conductive layers is phased The corresponding first semi-perforation is exposed, and the inner surfaces of the plurality of first semi-perforations and the inner surfaces of the plurality of second semi-perforations are covered by the metal shielding layer. 如請求項7之具有電性屏蔽功能的模組積體電路封裝結構的製作方法,其中所述封裝膠體具有一外環繞周圍,所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周圍皆為切割面,且所述封裝膠體的所述外環繞周圍與所述電路基板的所述外環繞周圍彼此互相齊平。 The method of fabricating a module integrated circuit package structure having an electrical shielding function according to claim 7, wherein the encapsulant has an outer circumference, and the outer circumference of the encapsulant and the circuit substrate are The outer circumference is a cutting surface, and the outer circumference of the encapsulant and the outer circumference of the circuit substrate are flush with each other.
TW102135012A 2013-09-27 2013-09-27 Module ic package structure with electrical shielding function and method of making the same TWI523186B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102135012A TWI523186B (en) 2013-09-27 2013-09-27 Module ic package structure with electrical shielding function and method of making the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102135012A TWI523186B (en) 2013-09-27 2013-09-27 Module ic package structure with electrical shielding function and method of making the same

Publications (2)

Publication Number Publication Date
TW201513295A TW201513295A (en) 2015-04-01
TWI523186B true TWI523186B (en) 2016-02-21

Family

ID=53437246

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102135012A TWI523186B (en) 2013-09-27 2013-09-27 Module ic package structure with electrical shielding function and method of making the same

Country Status (1)

Country Link
TW (1) TWI523186B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106340498B (en) * 2016-10-20 2018-11-09 江苏长电科技股份有限公司 A kind of encapsulating structure and its manufacturing method with electromagnetic shielding grounding function
TWI634640B (en) * 2016-11-24 2018-09-01 矽品精密工業股份有限公司 Electronic package and method of manufacture
CN112153883B (en) * 2019-06-28 2022-12-06 鹏鼎控股(深圳)股份有限公司 Circuit board manufacturing method and circuit board

Also Published As

Publication number Publication date
TW201513295A (en) 2015-04-01

Similar Documents

Publication Publication Date Title
CN103400829B (en) Semiconductor package and manufacturing method thereof
TWI433291B (en) Package structure and fabrication method thereof
US8058714B2 (en) Overmolded semiconductor package with an integrated antenna
US10219390B2 (en) Fabrication method of packaging substrate having embedded passive component
US9466545B1 (en) Semiconductor package in package
US20180197824A1 (en) Anti-emi shielding package and method of making same
US9717163B2 (en) Electronic component mounting structure, manufacturing method and electronic component product
US20110115059A1 (en) Semiconductor Device Packages with Electromagnetic Interference Shielding
US20180096967A1 (en) Electronic package structure and method for fabricating the same
CN106847771A (en) Semiconductor package with antenna and method of fabricating the same
TWI725426B (en) Semiconductor device
US20120139089A1 (en) Module ic package structure and method for making the same
US9076801B2 (en) Module IC package structure
TWI523186B (en) Module ic package structure with electrical shielding function and method of making the same
US20130250528A1 (en) Circuit module
CN102479773A (en) Modular integrated circuit packaging structure with electrical shielding function and manufacturing method thereof
CN104576616B (en) Module integrated circuit packaging structure and preparation method thereof
US9704812B1 (en) Double-sided electronic package
TWI663663B (en) Electronic package and fabrication method thereof
CN104576617B (en) Module integrated circuit packaging structure and manufacturing method thereof
CN102543904A (en) module integrated circuit packaging structure and manufacturing method thereof
US20120211876A1 (en) Module ic package structure
TWM493753U (en) Module IC package structure with electrical shield function
CN103887272B (en) Electronic module and its manufacturing method
US20130113089A1 (en) Module ic package structure having a metal shielding function for preventing electrical malfunction induced by short-circuit