TWI220705B - Method and system for error detecting - Google Patents
Method and system for error detecting Download PDFInfo
- Publication number
- TWI220705B TWI220705B TW91104216A TW91104216A TWI220705B TW I220705 B TWI220705 B TW I220705B TW 91104216 A TW91104216 A TW 91104216A TW 91104216 A TW91104216 A TW 91104216A TW I220705 B TWI220705 B TW I220705B
- Authority
- TW
- Taiwan
- Prior art keywords
- electronic device
- pin
- service host
- controller
- debugging
- Prior art date
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
1220705 修正 案號 91104216 五、發明說明(1) 【發明所屬之技術領域】 本發明係有關於一種偵錯系統以及方法,更詳言之, 係有關於一種可應用於包括偵錯服務主機以及被偵錯電子 裝置之偵錯系統以及方法。 【先前技術】 現今的電子資訊科技日新月異,為了達成複合式多功 能的目的,具有複數個周邊設備的電子裝置已成為日常生 活中所不可或缺的工具,例如個人桌上型電腦、筆記型電 腦等電腦裝置。該電腦裝置通常具有如鍵盤、滑鼠、顯示 器等輸出/入單元,此些周邊設備是否能正常運作對該電 腦裝置之效能往往造成很大的影響,也因此不論是在製造 商生產時之測試或是消費者使用時之問題排除,偵測錯誤 之工作即扮演了舉足輕重的角色。 當偵錯者欲偵錯該電腦裝置各輸出/入單元之運作是 否正確時,須將該待偵錯電腦裝置透過一傳輸介面與遠端 的"ί貞錯主機相連結,再進行偵錯工作。而習知的傳輸介面 不外以平行埠(如印表機埠;P r i n t ρ 〇 r t)、串列埠 (COM port)以及I 2C等介面來傳送偵錯資料。 然而,上述之硬體介面至少需使用三根以上的接腳, 若以I2C介面為例,其須用到CLK、DATA、GROUND以及VCC 接腳共四支。其次,使用上述之傳輸介面尚須對該介面作 一初始化的動作,否則即無法進行信號之傳輸。再者,透 過上述之傳輸介面來進行偵錯工作,易將該被偵錯電腦裝 置預存於B I OS ROM中而使用以執行傳送偵錯訊號至該偵錯 主機的程式碼變得複雜,相對的,亦使該偵錯主機用以接1220705 Amendment No. 91104216 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a debugging system and method. More specifically, it relates to a system that can be applied to include a debugging service host and a host computer. Debugging system and method for debugging electronic device. [Previous Technology] Today's electronic information technology is changing with each passing day. In order to achieve the purpose of multiple functions, electronic devices with multiple peripheral devices have become indispensable tools in daily life, such as personal desktop computers and notebook computers. And other computer devices. The computer device usually has input / input units such as a keyboard, a mouse, and a display. Whether or not these peripheral devices can work normally has a great impact on the performance of the computer device, and therefore whether it is tested during the manufacturer's production Or the problem is eliminated when consumers use it, and the task of detecting errors plays a pivotal role. When the debugger wants to debug the correct operation of the input / output unit of the computer device, the computer device to be debugged must be connected to the remote " ίzheng host by a transmission interface, and then debug jobs. The conventional transmission interface is to send debugging data through parallel ports (such as printer port; Print ρ 〇 rt), serial port (COM port), and I 2C. However, the above hardware interface needs to use at least three pins. If the I2C interface is taken as an example, it must use a total of four CLK, DATA, GROUND, and VCC pins. Secondly, to use the above-mentioned transmission interface, it is necessary to perform an initialization operation on the interface, otherwise the signal transmission cannot be performed. Furthermore, for debugging through the above-mentioned transmission interface, it is easy to pre-store the debugged computer device in BI OS ROM and use it to execute the code that sends the debug signal to the debug host, which is relatively complicated. And also enables the debug host to access
I 1 1I 1 1
第6頁 16572英業達.ptc 1220705 修正 案號 91104216 五、發明說明(2) 收該偵錯訊息之程式碼結構 介面因其有複雜的程式碼, 不穩定。 【發明内容】 有鑒於此,本發明之主 以及方法,其可應用於包括 裝置之偵錯處理上,於執行 即可將該電子裝置與服務主 連接處理。 本發明之另一目的在於 其可應用於包括偵錯服務主 處理上,因無須進行初始化 化該電子裝置所預存於其B I 號至該服務主機的程式碼, BIOS ROM中用以執行接收該 本發明之又一目的在於 其可應用於包括偵錯服務主 處理上,用以提供一種可將 系統以及方法。 根據上述之目的,本發 法,可應用於包括偵錯服務 錯處理上,該服務主機及電 之電腦裝置,該偵錯系統包 該服務主機中,且其具有一 用以控制其傳輸接腳為寫入 變得複雜。最後,上述之傳輸 是故於實際執行偵錯工作時較 要目的在於提供一種偵錯系統 偵錯服務主機以及被偵錯電子 偵錯工作時只須利用少數接腳 機連接,藉此可簡化雙方間的 提供一種偵錯系統以及方法, 機以及被偵錯電子裝置之偵錯 動作故可簡化程式碼,並可簡 〇S ROM中用以執行傳送偵錯訊 以及該服務主機所預存於其 偵錯訊息之程式碼。 提供一種偵錯系統以及方法, 機以及被偵錯電子裝置之偵錯 偵錯訊息傳輸較為穩定之偵錯 明提供一種偵錯系統以及方 主機以及被偵錯電子裝置之偵 子裝置得為如桌上型個人電腦 括:一第一控制器,其建構於 用以傳輸資料之傳輸接腳及一 /讀出狀態之控制接腳;一第Page 6 16572 Inventec.ptc 1220705 Amendment No. 91104216 V. Description of the invention (2) Code structure for receiving the debug message The interface is unstable due to its complex code. [Summary of the Invention] In view of this, the main method and method of the present invention can be applied to the debugging process including the device, and the electronic device and the service host can be connected and processed after execution. Another object of the present invention is that it can be applied to the main processing including the debugging service. Because there is no need to initialize the code pre-stored by the electronic device from its BI number to the service host, the BIOS ROM is used to execute receiving the file. Another object of the invention is that it can be applied to a main process including a debugging service to provide a system and method. According to the above purpose, the present method can be applied to error processing including debugging service, the service host and computer equipment, the debugging system is included in the service host, and it has a pin for controlling its transmission It becomes complicated for writing. Finally, the above-mentioned transmission is more important in the actual execution of the debugging work in order to provide a debugging system debugging service host and electronic debugging work only need to use a small number of pins to connect, thereby simplifying both parties An error detection system and method are provided from time to time, thereby simplifying the code, and simplifying the code in the ROM, which can be used to carry out the transmission of debugging information and the service host pre-stored in its detection. The code of the error message. Provided is a debugging system and method, and stable transmission of debugging information of a machine and a debugged electronic device. Provides a debugging system and a host computer and a sub-device of the debugged electronic device. The upper personal computer includes: a first controller, which is configured as a transmission pin for transmitting data and a control pin for readout status; a first controller
16572英業達.ptc 第7頁 1220705 修正 案號 91104216 五、發明說明(3) 二控制器,其建構於該電子裝置中,且其具有一用以傳輸 資料之傳送接腳及一用以控制其傳送接腳為寫入/讀出狀 態之控制接腳;以及一傳輸介面,用以將該服務主機以及 電子裝置予以連接,其中,該傳輸介面係將該第二控制器 之傳送接腳連接至第一控制器之控制接腳,以及將該第二 控制器之控制接腳連接至第一控制器之傳送接腳;且其 中,在該電子裝置進行偵錯時,該第二控制器將令其控制 接腳預設為讀出狀態,以讀出電子裝置所預存的偵錯訊號 並藉由該傳輸介面而由該第二控制器之傳送接腳予以輸 出,且同時因該第一控制器令其控制接腳預設為寫入狀 態,俾該服務主機透過該傳輸介面得以接收由該電子裝置 傳送而來之偵錯訊號。 本發明之偵錯方法,其可應用於包括偵錯服務主機以 及被偵錯電子裝置之偵錯處理上,該偵錯方法至少包括下 列處理程序:(1)藉由一傳輸介面將該服務主機以及電 子裝置予以連接;(2)預設該服務主機為資料寫入狀 態;以及(3)預設該電子裝置為資料讀出狀態,以透過 該傳輸介面將其偵錯訊號輸入至該服務主機中,並由該服 務主機判斷其所接收到的偵錯訊號與其所預存的偵錯訊號 是否相同,若相同則將該偵錯訊號顯示於該服務主機之顯 示單元上;並預設該服務主機為資料讀出狀態,以透過該 傳輸介面輸出一讀取請求至該待測之電子裝置中,使該服 務主機等待該電子裝置由該傳輸介面傳送下一個偵錯訊 號,並進行比較;若不相同則使該電子裝置停止傳送下一 個偵錯訊號。16572 Inventec.ptc Page 7 1220705 Amendment number 91104216 V. Description of the invention (3) The second controller is built in the electronic device, and it has a transmission pin for transmitting data and a control pin The transmission pin is a control pin in a write / read state; and a transmission interface for connecting the service host and the electronic device, wherein the transmission interface is connected to the transmission pin of the second controller. To the control pin of the first controller, and to connect the control pin of the second controller to the transmission pin of the first controller; and wherein, when the electronic device performs debugging, the second controller will make it The control pin is preset to a readout state to read out a pre-stored error detection signal of the electronic device and output it through the transmission pin of the second controller through the transmission interface, and at the same time, the first controller command The control pin is preset to the writing state, and the service host can receive the error detection signal sent by the electronic device through the transmission interface. The debugging method of the present invention can be applied to debugging processing including a debugging service host and an electronic device being debugged. The debugging method includes at least the following processing procedures: (1) The service host is transmitted through a transmission interface. And the electronic device is connected; (2) the service host is preset to a data write state; and (3) the electronic device is preset to a data read state to input its debug signal to the service host through the transmission interface And the service host judges whether the debugging signal it receives is the same as its pre-stored debugging signal, and if it is the same, displays the debugging signal on the display unit of the service host; and presets the service host It is a state of data readout, so as to output a read request to the electronic device under test through the transmission interface, so that the service host waits for the electronic device to transmit the next error detection signal through the transmission interface, and compares it; if not The same makes the electronic device stop transmitting the next debug signal.
16572英業達.ptc 第8頁 1220705 _案號91104216 γ 年I月女日 修正_ 五、發明說明(4) 透過本發明之偵錯系統以及方法,即可提供偵錯者一 種更簡潔以及更穩定之偵測訊號傳輸處理。 【實施方式】 於以下實施例中,本發明之偵錯系統以及方法係應用 於包括偵錯服務主機以及被偵錯電子裝置之偵錯處理上, 該服務主機以及電子裝置可例如一桌上型個人電腦,使該 偵錯服務主機以及被偵錯電子裝置之間能以較少接腳連接 即可傳輸偵錯訊號至該服務主機,使測試人員可立即得知 偵錯結果。然須注意者,係本發明之偵錯系統以及方法並 不限於應用在一桌上型個人電腦上,廣義而言,本發明亦 可適用於類似之裝置例如為一筆記型電腦(N B)、掌上型 電腦(Packet PC)以及個人數位助理(PDA)等。 請參閱第1圖,其中顯示本發明之偵錯系統應用於一 偵錯服務主機1 0 0以及一被偵錯電子裝置1 0 0 ’上之應用示 意圖。本實施中,該服務主機1 0 0以及被偵錯電子裝置 1 0 0 ’為一桌上型個人電腦,其中,該服務主機1 0 0包括有 一例如CRT或液晶顯示器之顯示單元1 1 0、一例如鍵盤或滑 鼠之輸入單元1 2 0以及一至少包括有一第一接腳1 3 1以及一 第二接腳1 3 2之控制器1 3 0 ;而該電子裝置1 0 0 ’亦可包括有 一例如C R T或液晶顯示器之顯示單元1 1 0 ’、一例如鍵盤或 滑鼠之輸入單元1 2 0 ’以及一至少包括有一第一接腳1 3 1 ’以 及一第二接腳1 3 2 ’之控制器1 3 0 ’。 該服務主機1 0 0,其係一基本輸出入系統運作正常之 電腦,用以監測該待測電子裝置1 0 0 ’之偵錯工作;該待測 電子裝置1 0 0 ’,其係一基本輸出入系統尚未確定是否運作16572 Inventec.ptc Page 8 1220705 _ Case No. 91104216 γ Year I Amended Women's Day _ V. Description of the Invention (4) Through the error detection system and method of the present invention, a more concise and more accurate error detector can be provided. Stable detection signal transmission processing. [Embodiment] In the following embodiments, the debugging system and method of the present invention are applied to a debugging process including a debugging service host and a debugged electronic device. The service host and the electronic device may be, for example, a desktop type The personal computer enables the debugging service host and the debugged electronic device to transmit debugging signals to the service host with fewer pins, so that the tester can know the debugging results immediately. However, it should be noted that the debugging system and method of the present invention are not limited to being applied to a desktop personal computer. In a broad sense, the present invention is also applicable to similar devices such as a notebook computer (NB), Pocket PCs and Personal Digital Assistants (PDAs). Please refer to FIG. 1, which shows an application schematic diagram of the debugging system of the present invention applied to a debugging service host 100 and a debugged electronic device 100 ′. In this implementation, the service host 100 and the debugged electronic device 100 ′ are a desktop personal computer. The service host 100 includes a display unit 1 1 0, such as a CRT or a liquid crystal display. An input unit 1 2 0 such as a keyboard or a mouse and a controller 1 3 0 including at least a first pin 1 31 and a second pin 1 32; and the electronic device 1 0 0 'may also It includes a display unit 1 1 0 ′ such as a CRT or a liquid crystal display, an input unit 1 2 0 ′ such as a keyboard or a mouse and at least a first pin 1 3 1 ′ and a second pin 1 3 2 'The controller 1 3 0'. The service host 100 is a computer whose basic input / output system works normally, and is used to monitor the debugging work of the electronic device under test 100 ', and the electronic device 100 is a basic I / O system has not been determined to work
]6572英業達.ptx 第9頁 1220705] 6572 Inventec.ptx Page 9 1220705
正^电—用以在该服務主機1 0 0之監控下執行偵錯之 ::斑示單元(110、110,)係用以顯示各種相關之 貝枓;而該輸入單元(120、20,)係用以提供使 用者輸入各種指令與資料之用"亥兩控制器(13〇、工3〇, )之間係可透過連接線路而將控制器i 3 〇中的第一接腳丄3工 與控制器130’的第二接腳132’連接,以及將該控制器13〇 中的第二接腳132與控制器130,的第一接腳131,連接,其 中,該控制器(1 3 0、1 3 0,)可例如一鍵盤控制器 (Keyboard Controller,以下簡稱為KBC),且該第一接 腳(131、131 )係指脈波寬度調變(puise — width Modulation,簡稱為PWM)接腳,該第二接腳(132、132, )係指通用輸出入(General Purpose Input/Output,簡 稱為GP I 0)接腳。在該服務主機1 〇 〇以及電子裝置1 〇 0,開 機並執行Β I 0 S程式以進行Ρ 〇 S Τ工作的過程中(由於Ρ 〇 S Τι 作均為電腦裝置之習知開機處理程序,以及該控制器1 1為 一般熟知之資料處理元件,因此以下將不對其處理程序及 内部架構作進一步詳細之說明),即由該KBC進行偵測工 作以偵測與其連接的各個周邊裝置,並將偵測後所得到的 結果暫存於例如Β I OS ROM中的一塊暫存區中。其中,該控 制器(1 3 0、1 3 0 ’)之第二接腳(1 3 2、1 3 2 ’)可經由程式 化方式分別設定該服務主機1 0 0以及電子裝置1 〇 〇 ’為資料 輸入或資料輸出的任一種狀態(即於初始化時),而該第 一接腳(1 3 1、1 3 1 ’)係根據該第二接腳(1 3 2、1 3 2 ’)所 設定之資料輸入或輸出狀態而可對該BIOS ROM中的暫存區 進行資料的寫入或讀取狀態,此外,該第一接腳(1 3 1、Positive electricity—used to perform debugging under the monitoring of the service host 100 :: the display unit (110, 110,) is used to display various related shells; and the input unit (120, 20, ) Is used to provide users with the input of various instructions and data. "The two controllers (13, 30,) can be connected to the first pin in the controller i 3 〇 The third connector is connected to the second pin 132 'of the controller 130', and the second pin 132 of the controller 130 is connected to the first pin 131 of the controller 130, wherein the controller ( 1 3 0, 1 3 0,) can be, for example, a keyboard controller (hereinafter referred to as KBC), and the first pins (131, 131) refer to pulse width modulation (abbreviated as pulse-width modulation) (PWM) pin, the second pin (132, 132,) refers to a General Purpose Input / Output (GP I 0) pin. In the process of the service host 100 and the electronic device 100, booting and executing the program B I 0 S to perform the work of P 0S T (because the work of P 0S T1 is a conventional boot process of a computer device, And the controller 11 is a generally well-known data processing element, so its processing procedures and internal structure will not be described in further detail below. That is, the KBC will perform a detection task to detect the peripheral devices connected to it, and The result obtained after the detection is temporarily stored in a temporary storage area in, for example, the B I OS ROM. Among them, the second pin (1 3 2, 1 3 2 ') of the controller (1 3 0, 1 3 0') can set the service host 1 0 0 and the electronic device 1 0 0 'in a programmatic manner, respectively. Any state of data input or data output (that is, during initialization), and the first pin (1 3 1, 1 3 1 ') is based on the second pin (1 3 2, 1 3 2') The set data input or output status can write or read data in the temporary storage area in the BIOS ROM. In addition, the first pin (1 3 1,
16572英業達.ptc 第10頁 122070516572 Inventec.ptc Page 10 1220705
案號 9110421B 五、發明說明(6) 1 3 1 ’)因可輸出一脈波信號,藉由該脈波信號之調變使與 該第一接腳131連接之另一方的第二接腳132,可進行資料 輸入或輸出狀態的切換動作,亦即,當該服務主機1 0 0向 電子裝置1 0 〇 ’提出偵錯碼的讀取請求後,使該電子裝置 1 0 0 ’將其進行p0ST工作後所得到的偵錯碼傳送至該服務主 機1 0 0中’且於該服務主機1 0 0接收到由該電子裝置1 〇 〇 ’所 傳來的偵錯碼並比較出該偵錯碼與其所預設的偵錯碼相同 時,即再一次提出下一個偵錯碼的讀取請求,俾服務主機 1 0 0得以取得偵錯值(請容後說明雙方間的傳送以及讀取 動作)。 /請,閱第2圖,其係顯示本發明之偵錯系統所需之基 本糸、’充^構圖。如圖所示,該服務主機1 〇 〇以及電子裝置 100,除如第1圖所示之顯示單元(110、110,)、輸入單元 (120、120’)以及控制器(130、130,)之== 包括一記憶單元(140、140,) 。 /、刀乃J 口 ,^ Ιΐί : ton, 14!' 14〇)} ^ ^ ^ ^ ^ ^ 100 ^ 100之基本輸出入系,统(即BI0S)程 〔 41 ),以及分別提供一用以儲存兮 以及電子裝置100’於各自進行開機自我檢省猞務主機100 錯碼之偵測訊息暫存區(143、14 一设所得到的偵 "40、“〇,)例如M〇S_資:^存憶單元 服務主機100之記憶單元14〇中復儲存有。其中,該 理程式142,而該電子裝置1〇〇,之記憶 偵錯訊息處 有一傳运偵錯訊息處理程式丨4 2,,該接 4 〇中復儲存 -^^__^根據本發明之偵Case No. 9110421B V. Description of the invention (6) 1 3 1 ') Because a pulse wave signal can be output, the second pin 132 of the other side connected to the first pin 131 is modulated by the modulation of the pulse wave signal. , The data input or output state switching action can be performed, that is, when the service host 100 requests the electronic device 100 'to read the error detection code, the electronic device 100' The error detection code obtained after p0ST works is transmitted to the service host 100, and the service host 100 receives the error detection code transmitted by the electronic device 100, and compares the error detection. When the code is the same as the preset error detection code, the next request for reading the next error detection code is requested, and the service host 1 0 0 can obtain the error detection value (please explain the transmission and reading actions between the two parties later) ). / Please, see FIG. 2, which shows a basic frame and a frame for the debugging system of the present invention. As shown in the figure, the service host 100 and the electronic device 100, except for the display unit (110, 110,), the input unit (120, 120 '), and the controller (130, 130,) as shown in FIG. == includes a memory unit (140, 140,). / 、 刀 乃 J 口, ^ Ιΐί: ton, 14! '14〇)} ^ ^ ^ ^ ^ 100 The storage device and the electronic device 100 'each perform a self-check on the province of the host 100 to detect error codes in the temporary storage area (143, 14). The obtained detection information "40," 〇, "such as M〇S_ Information: The memory unit 14 of the memory host service host 100 is stored in the memory unit 140. Among them, the management program 142 and the electronic device 100 have a transport debugging message processing program at the memory debugging message. 4 2. The storage is stored in the middle of the time-^^ __ ^
16572英業達.ptc 式1 42以及傳送偵錯訊息處理程式 、錯訊息處理程 1220705 _案號 91104216_年 I 月 曰__ 五、發明說明(7) 錯系統所撰寫而成之程式,其用以將該電子裝置1 0 0 ’之偵 錯碼傳送至該服務主機1 0 0中,並由該服務主機1 0 0判斷該 接收到的偵錯碼是否正確以便要求電子裝置1 0 0 ’傳送下一 個偵錯碼,其中之詳細流程揭露於第3 ( A) 、3 ( B)圖 中 〇 於實際進行偵測工作時,首先,需將該服務主機1 0 0 之第一接腳1 3 1與電子裝置1 0 0 ’之第二接腳1 3 2 ’連接,以 及將該服務主機1 0 0之第二接腳1 3 2與電子裝置1 0 0 ’之第一 接腳1 3 1 ’連接,並各自進行開機自我檢查工作,之後,該 服務主機1 0 0以及該電子裝置1 0 0 ’於其作業系統環境下各 分別執行該接收偵錯訊息處理程式1 4 2以及傳送偵錯訊息 處理程式1 4 2 ’。 請參閱第3 ( A)圖,其中顯示本發明之偵錯系統中該 被偵錯電子裝置1 0 0 ’進行偵錯處理時的各個程序步驟。首 先由該電子裝置1 0 0 ’執行該傳送偵錯訊息處理程式1 4 2 ’ 後,隨即進行步驟S 1,將該待測電子裝置1 0 0 ’之控制器 1 3 0 ’的第二接腳1 3 2 ’設為信號輸出狀態,接著進行步驟 S2° 於步驟S 2中,由該電子裝置1 0 0 ’判斷該第二接腳1 3 2 ’ 是否有接收來自該服務主機1 0 0之第一接腳1 3 1所輸出之低 脈波信號,若有,則進行步驟S 3 ;若否則進行步驟S 4。 於步驟S 3中,由該待測電子裝置1 0 0 ’讀取儲存於偵錯 訊息暫存區1 4 3 ’的一偵錯值,並由該第一接腳1 3 1 ’以脈波 信號之方式輸出至該服務主機1 0 0,接著進行步驟S 4。 於步驟S 4中,該待測電子裝置1 0 0判斷第二接腳1 3 2 ’16572 Inventec .ptc formula 1 42 and the procedure for sending and debugging error messages, error message processing 1220705 _ case number 91104216_ year I month __ V. invention description (7) the program written by the wrong system, which The error detection code of the electronic device 100 is transmitted to the service host 100, and the service host 100 determines whether the received error detection code is correct in order to request the electronic device 100. Send the next error detection code, the detailed flow of which is disclosed in Figures 3 (A) and 3 (B). In the actual detection, the first pin 1 of the service host 1 0 0 is required. 3 1 is connected to the second pin 1 3 2 'of the electronic device 1 0 0', and the second pin 1 3 2 of the service host 1 0 0 is connected to the first pin 1 3 of the electronic device 1 0 0 ' 1 'connect, and perform self-checking at boot time. After that, the service host 100 and the electronic device 100 respectively execute the receiving error message processing program 1 4 2 and the sending detection in their operating system environment. Error message handler 1 4 2 '. Please refer to FIG. 3 (A), which shows each program step when the debugged electronic device 100 ′ performs debugging processing in the debugging system of the present invention. First, the electronic device 1 0 0 ′ executes the transmission debugging message processing program 1 4 2 ′, and then step S 1 is performed, and the second connection of the controller 1 3 0 ′ of the electronic device under test 1 0 0 ′ is performed. The pin 1 3 2 'is set to the signal output state, and then step S2 ° is performed. In step S 2, the electronic device 1 0 0' determines whether the second pin 1 3 2 'has received from the service host 1 0 0 If there is a low pulse wave signal output from the first pin 1 31, step S3 is performed; if not, step S4 is performed. In step S 3, the electronic device under test 1 0 0 ′ reads an error detection value stored in the debugging information temporary storage area 1 4 3 ′, and uses the first pin 1 3 1 ′ as a pulse wave. The signal is output to the service host 100, and then step S4 is performed. In step S4, the electronic device under test 1 0 0 determines the second pin 1 3 2 ′
16572英業達.ptc 第12頁 1220705 _案號91104216 年丨月 >。曰_修正 五 、發明說明 (8) 是 否 超 過 1 0毫秒 ( ms)未接收來自該服務 主機1 0 0所傳來 的 脈 波 信 號 ,若 是 則進行步驟S 5,若否則 跳回該步驟S3。 於 步 驟 S5中 中止該傳送偵錯訊息處 理程式之執行。 於 上 述 各步 驟 執行的同時,亦須執行 如第3 ( B)圖所 示 之 流 程 步 驟, 其 中顯示本發明之偵錯系 統中該偵錯服務 主 機 1 0 0讀取到該被偵錯電子裝置1 0 0 ’傳來之偵錯訊息時 的 各 程 序 步 驟。 於 執行上述該步驟S1時, 亦隨即執行步驟 S6, 將 該 服 務主 機 1 0 0之控制器1 3 0之第二 接腳1 3 2預設為 一 信 號 竿刖 入 狀態 接著進行步驟S 7。 於 步 驟 S7中 將該服務主機1 0 0之控制器1 3 0之第一接 腳 1 3 1輸出- -高電位,接著進行步驟S 8。 於 步 驟 S8中 由服務主機1 0 0啟動時間計數器(未圖 示 ) 以 便 開始 由 0計數,接著進行步驟S 9。 於 步 驟 S9中 , 由該服務主機1 0 0之第二 二接腳1 3 2接收到 該. 待 測 電 子裝 置 1 0 0 ’所傳送出的偵錯值 ,接著進行步驟 S] L 0 < D 於 步 驟 S10中 ,由該服務主機1 0 0判斷 其所接收到的偵 錯 值 是 否 與 其所 預 存於該偵錯訊息暫存區 1 4 3内的偵錯值 相 同 若 是 則進 行 步驟S 1 1 ;若否則進行步驟S 1 3。 於 步 驟 S1 1中 ,由該服務主機1 0 0將該 偵錯值顯示於顯 示 單 元 1 ] L 0上,以供偵錯者判斷該電子裝置1 0 0 ’所傳來的 偵 錯 值 之 正 確與 否 ,接著進行步驟s 1 2。 於 步 驟 S12中 ,由該服務主機1 0 0之第 一接腳1 3 1輸出 一 低 電 位 至 該待 測 電子裝置100’之第二接 腳1 3 2 ’,如此, 即 可 令 該 電 子裝 置 1 0 0 ’再一次進行步驟S 3 卜以便傳送下一16572 Inventec.ptc page 12 1220705 _ case number 91104216 丨 month >. (8) Yes No More than 10 milliseconds (ms) The pulse signal from the service host 100 is not received. If yes, go to step S5, otherwise skip to step S3. At step S5, the execution of the transmission debug message handler is suspended. At the same time as the above steps are performed, the process steps shown in Figure 3 (B) must also be performed, which shows that the debugging service host 100 in the debugging system of the present invention reads the debugged electronic device 1 0 0 'Procedure steps when the debug message comes. When the above step S1 is performed, step S6 is also performed immediately, and the second pin 1 32 of the controller 1 0 of the service host 100 is preset to a signal input state, and then step S 7 is performed. In step S7, the first pin 1 3 1 of the controller 1 3 0 of the service host 100 is output to a high potential, and then step S 8 is performed. In step S8, the service host 100 starts the time counter (not shown) to start counting from 0, and then proceeds to step S9. In step S9, the second host pin 1 3 2 of the service host 100 receives the error detection value transmitted by the electronic device 1 0 0 ', and then proceeds to step S] L 0 < D In step S10, the service host 1 0 0 determines whether the debugging value received by the service host is the same as the debugging value pre-stored in the debugging information temporary storage area 1 4 3. If yes, go to step S 1 1 ; Otherwise, proceed to step S 1 3. In step S11, the service host 1 0 0 displays the debug value on the display unit 1] L 0 for the debugger to judge whether the debug value transmitted by the electronic device 1 0 0 'is correct. Otherwise, proceed to step s 1 2. In step S12, a low potential is output from the first pin 1 31 of the service host 100 to the second pin 1 3 2 'of the electronic device under test 100'. In this way, the electronic device can be made 1 0 0 'Go to step S 3 again to transmit the next
16572英業達.ptc 第13頁 1220705 _案號91104216 年I月,。日 修正_ 五、發明說明(9) 個偵錯值至該服務主機1 0 0中(亦即使該電子裝置1 0 0 ’處 於資料輸出狀態),接著,並該服務主機1 0 0返回上述之 步驟S 8,以便使服務主機1 0 0接收該電子裝置1 0 0 ’所傳來 的偵錯值(亦即使該服務主機1 0 0處於資料輸入狀態)。 於步驟S 1 3中,由該服務主機1 0 0判斷時間計數器是否 計數超過1 0 m s,若超過則進行步驟S 8 ;若未超過則進繼續 進行該步驟S 1 3。如此,當該服務主機1 0 0所接收來自該電 子裝置1 0 0 ’傳來之偵錯值未能與其所預存的偵錯值相同 時,將使正執行該傳送偵錯訊息處理程式1 4 2 ’之電子裝置 1 0 0 ’因超過1 0 m s而中止其執行傳送處理,同時,亦使正執 行該接收偵錯訊息處理程式1 4 2之服務主機1 0 0因無法接收 該電子裝置1 0 0所傳來的任何信號而使其顯示單元11 0保持 原晝面,藉此讓位於該服務主機1 0 0之偵錯人員可立即得 知該待測電子裝置1 0 0 ’需除錯的部分。 以上所述僅為本發明之偵錯系統以及方法之較佳實施 例而已,並非用以限定本發明之偵錯系統以及方法之實質 技術内容之範圍,例如本發明所使用的控制器(1 3 0、 1 3 0 ’)並非僅限於鍵盤控制器(KBC)而已,亦可應用於 具有第一接腳(1 3 1、1 3 1 ’)以及第二接腳(1 3 2、1 3 2 ’) 之運作功能之任何控制單元;再者,本發明之時間計數器 所計數的時間亦非僅限於1 0 m s,亦可視其實際應用狀況而 定。本發明之偵錯系統以及方法其實質技術内容係廣義地 定義於下述之申請專利範圍中,任何人所完成之技術實體 或方法系統,若是與下述之申請專利範圍所定義者為完全 相同或是為一種等效之變更,均將被視為涵蓋於此專利範16572 Inventec.ptc Page 13 1220705 _ Case No. 91104216 January ,. Day correction _ V. Description of the invention (9) Debug values to the service host 100 (even if the electronic device 100 is in the data output state), and then the service host 100 returns to the above Step S8, so that the service host 100 receives the debugging value transmitted from the electronic device 100 '(even if the service host 100 is in a data input state). In step S13, the service host 100 determines whether the time counter has exceeded 10 ms. If the time counter exceeds 10 ms, the process proceeds to step S8; if not, the process proceeds to step S13. In this way, when the debugging value received by the service host 100 from the electronic device 100 ′ is not the same as its pre-stored debugging value, the sending debugging message processing program 14 will be executed. 2 'Electronic device 1 0 0' The transmission processing was suspended because it exceeded 10 ms, and at the same time, the service host 1 0 2 which was executing the reception debugging message processing program 1 0 0 was unable to receive the electronic device 1 Any signal transmitted from 0 0 keeps the display unit 11 0 of its original daylight surface, so that the debugging personnel located at the service host 1 0 0 can immediately know that the electronic device under test 1 0 0 'needs to be removed The wrong part. The above is only a preferred embodiment of the debugging system and method of the present invention, and is not intended to limit the scope of the essential technical content of the debugging system and method of the present invention, such as the controller (1 3 used in the present invention). 0, 1 3 0 ') is not limited to the keyboard controller (KBC), but can also be applied to having a first pin (1 3 1, 1 3 1') and a second pin (1 3 2, 1 3 2 ') Any control unit of the operating function; furthermore, the time counted by the time counter of the present invention is not limited to 10 ms, and may also depend on its actual application status. The essential technical content of the debugging system and method of the present invention is broadly defined in the scope of patent application described below. The technical entity or method system completed by anyone is completely the same as defined in the scope of patent application described below. Or an equivalent change, will be considered to be covered by this patent
]6572 英業達.ptc. 第14頁 1220705] 6572 Inventec.ptc. Page 14 1220705
]6572英業達.ptc 第]5頁 1220705 _案號 91104216 年 ί 月/曰__ 圖式簡單說明 【圖式簡單說明】 本發明之實質技術内容及其實施例已用圖解方式詳細 揭露繪製於本說明書所附之圖式之中。此些圖式之内容簡 述如下: 第1圖為一應用示意圖,其中顯示本發明之偵錯系統 應用於個人電腦之偵錯處理時的連接示意圖; 第2圖為一方塊示意圖,其中顯示應用本發明之偵錯 系 統 所 需之 基 本 系 統 架 構 圖 9 第 3 ( A) 圖 為 一 流 程 圖 ,其中 顯示 本發明之偵 錯 系 統 中 一 待 偵錯 電 子 裝 置 進 行 偵 錯處理 時的 各個程序步 驟 以 及 第 3 ( B) 圖 為 -^· 流 程 圖 ,其中 顯示 本發明之偵 錯 系 統 中 — 服 務主 機 讀 取 到 待 偵 錯 之電子 裝置 所傳來之偵 錯 訊 息 時 的 各 個程 .序 步 驟 〇 1 00 偵 錯 服 務 主 機 1 00’ 被 偵 錯 子 裝 置 (待測電子裝 置) 1 10 、 110, 顯 示 單 元 120、 120’ 輸入單元 1 30 130’ 控 制 器 1 31 > 131’ 第一接腳 1 32 132, 第 --- 接 腳 140、 140, 記憶單元 1 41 、 141, 基 本 輸 出 入 系 統 程式 1 42 接 收 偵 錯 訊 息 處 理程式 1 42 , 傳 % %/ 迗 偵 錯 訊 息 處 理程式 1 43 143’ 偵 錯 訊 息 暫 存] 6572 英 业 达 .ptc Page] 5 Page 1220705 _ Case No. 91104216 Year Month / Year __ Brief Description of the Drawings [Simplified Description of the Drawings] The essential technical content of the present invention and its embodiments have been disclosed and drawn in detail by diagram In the drawings attached to this manual. The contents of these diagrams are briefly described as follows: FIG. 1 is an application diagram showing the connection diagram when the debugging system of the present invention is applied to the debugging process of a personal computer; FIG. 2 is a block diagram showing the application Basic System Architecture Required by the Debugging System of the Present Invention FIG. 9 (3) is a flowchart showing the various program steps when an electronic device to be debugged in the debugging system of the present invention performs debugging processing and Figure 3 (B) is a-^ · flowchart, which shows the procedures in the debugging system of the present invention when the service host reads the debugging message from the electronic device to be debugged. 00 debug service host 1 00 'debugged sub-device (electronic device under test) 1 10, 110, display unit 120, 120' input unit 1 30 130 'controller 1 31 > 131' first pin 1 32 132, No. --- pins 140, 140, memory unit 1 41, 141, Basic input / output system program 1 42 Receives error detection information processing program 1 42, sends%% / 迗 Error detection information processing program 1 43 143 ’Error detection information temporary storage
16572英業達.ptc 第16頁16572 Inventec.ptc Page 16
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91104216A TWI220705B (en) | 2002-03-07 | 2002-03-07 | Method and system for error detecting |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91104216A TWI220705B (en) | 2002-03-07 | 2002-03-07 | Method and system for error detecting |
Publications (1)
Publication Number | Publication Date |
---|---|
TWI220705B true TWI220705B (en) | 2004-09-01 |
Family
ID=34114599
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW91104216A TWI220705B (en) | 2002-03-07 | 2002-03-07 | Method and system for error detecting |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI220705B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI416329B (en) * | 2009-01-06 | 2013-11-21 | Starchips Technology Inc | Serially connected transmission apparatus and the method thereof |
TWI426379B (en) * | 2010-12-29 | 2014-02-11 | Hon Hai Prec Ind Co Ltd | System and method for detecting system error of a computer |
US8689059B2 (en) | 2010-04-30 | 2014-04-01 | International Business Machines Corporation | System and method for handling system failure |
-
2002
- 2002-03-07 TW TW91104216A patent/TWI220705B/en not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI416329B (en) * | 2009-01-06 | 2013-11-21 | Starchips Technology Inc | Serially connected transmission apparatus and the method thereof |
US8689059B2 (en) | 2010-04-30 | 2014-04-01 | International Business Machines Corporation | System and method for handling system failure |
US8726102B2 (en) | 2010-04-30 | 2014-05-13 | International Business Machines Corporation | System and method for handling system failure |
TWI426379B (en) * | 2010-12-29 | 2014-02-11 | Hon Hai Prec Ind Co Ltd | System and method for detecting system error of a computer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7945899B2 (en) | Method and system for remote software testing | |
US6721881B1 (en) | System and method for determining if a display device configuration has changed by comparing a current indicator with a previously saved indicator | |
CN102402477B (en) | Chip with computer system environment information monitoring module and computer system | |
US20060236087A1 (en) | Apparatus and method for testing computer system | |
CN101295255B (en) | Firmware updating system and method | |
US11960350B2 (en) | System and method for error reporting and handling | |
WO2021056393A1 (en) | Test method, electronic device and computer-readable storage medium | |
TWI759719B (en) | Flash memory controller and method used in flash memory controller | |
US11061665B2 (en) | System for online cascaded loading firmware based on boundary scan and method thereof | |
CN102135930A (en) | Error detecting device and method for computer system | |
JP3380164B2 (en) | Simulation system for testing and displaying data transmission function of peripheral integrated circuit | |
US7293204B2 (en) | Computer peripheral connecting interface system configuration debugging method and system | |
US8015448B2 (en) | System and method for conducting BIST operations | |
TWI220705B (en) | Method and system for error detecting | |
TWI449926B (en) | Transmitting interface and method for determining transmitting signals | |
CN113434442A (en) | A switch and data access method | |
CN1276356C (en) | Detection method of PCI system | |
TWI234705B (en) | Detecting method for PCI system | |
CN110321171B (en) | Startup detection device, system and method | |
JP2001331342A (en) | Method for displaying information processor error and recording medium with error display program recorded thereon | |
CN108845837B (en) | A method and electronic device for detecting the operating mode of a windows system | |
CN113760692A (en) | Log obtaining method, device and equipment | |
US20240345164A1 (en) | Testing system and testing method | |
US11928022B2 (en) | Introduction and detection of parity error in a UART | |
CN113672477B (en) | Debug message automatic providing method for basic input/output system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |