TW565690B - Method for detecting defects in a circuit chip - Google Patents
Method for detecting defects in a circuit chip Download PDFInfo
- Publication number
- TW565690B TW565690B TW92108983A TW92108983A TW565690B TW 565690 B TW565690 B TW 565690B TW 92108983 A TW92108983 A TW 92108983A TW 92108983 A TW92108983 A TW 92108983A TW 565690 B TW565690 B TW 565690B
- Authority
- TW
- Taiwan
- Prior art keywords
- patent application
- scope
- protective layer
- item
- carbon
- Prior art date
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
Abstract
Description
565690 五、發明說明(1) 【發明所屬之技術領域 本發明是有關於一種印刷 是右Μ从 丨州电路板缺陷偵測的方法,曰4士 疋有關於一種利用雷射弁本 且特別 陷的方法。去除保4層以偵測印刷電路板缺 【先前技術】 今日電子 單由一家 成。舉例 撰寫、晶 路、切割 件組裝在 作模具、 難想見。 在經過如 非常關鍵 百萬的零 能發生故 演著關鍵 質管制的 5故障分 測、分析 技術進步,而且競爭激烈,因此電子產品往 :司所製造,而係由垂直分工的許多公司 * 來說’以-部MP3撥放器而言,其須 ' :電路設計、光罩、晶圓製作、*晶圓上解形馬成知電式 曰曰圓、封裝、進而將許多積體電路及其他電 印刷電路板(Printed Circuit B〇ard,pcB)、 組裝導線、耳機等,其間所涉及程序之複雜,實 此繁瑣的程序後,如何能夠保持品質便成為一件 的工作,蓋今日任何一項電子產品皆可能包括上 件,/、要其中一項出了狀況,整個電子產品即可 障。因此,品質對於電子的生產公司而言,扮 的角色,這也促使各個公司幾乎都有專門負責品 人員,甚至比較具有規模的公司還會有所謂的產 析工程師(FauIt Analysis Engineer)。除了量 、控制本公司所負責的產品階段之品質,品管人565690 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a method for detecting defects in a printed circuit board from a state circuit board in Zhouzhou, and said that 4 Shifang is related to a method that uses a laser copy and is particularly trapped. Methods. Remove the 4 layers to detect the lack of printed circuit boards. [Previous technology] Today's electronic orders are made by one family. For example, writing, crystal circuits, and cutting parts are assembled as molds, which is hard to imagine. After five failures, such as the very critical one million, the critical quality control has evolved, and the analysis and analysis of 5 key technologies have progressed, and the competition is fierce. Therefore, electronic products are manufactured by: Say 'as far as the MP3 player is concerned, it must be': circuit design, photomask, wafer fabrication, * deformation on wafer Ma Chengzhi electric type, round, package, and then many integrated circuits and other electrical The printed circuit board (printed circuit board, pcB), assembly wires, headphones, etc., involve complicated procedures. After this tedious procedure, how to maintain quality becomes a job, covering any electronic today. Products may include the previous item. // If one of them fails, the entire electronic product may be blocked. Therefore, quality plays a role for electronics manufacturing companies, which has prompted almost every company to have dedicated product personnel, and even relatively large companies will have so-called FauIt Analysis Engineers. In addition to quantity and quality control of the product stage that our company is responsible for,
第5頁 565690 五、發明說明(2) 員亦須要對從上游廠商所交運來的 的控管,以及處理下游廠商所提成品進行品質 在電子領域中,一個常見的問品;爭議問題。 ^(open 2兀件或導線因為故障或斷裂而無法導通電流, 電路整體無法發揮正常的作用。由於電子 :付 集度越來越高,使得導線或元件的尺寸也^越 斷裂等ίΪ脆弱,心""若干施卫過程的疏,忽就會造成導線 :而,對於下游的廠商而言,他們只知道所拿到的元件有 ^疵、,無法正常運作,到底問題出在哪裡,則有賴故障分 以釐清責任。舉例來說,下游組裝廠商將一顆處理器 女^在主機板時,發現這顆處理器係故障品。然而這顆處 ^器係經過晶圓廠、封裝廠等單位之製造過程,究竟是晶 圓廠還是封裝廠需要為此負責? 由於封裝廠最主要的工作,就是將晶圓廠所製造的晶粒 d i e)加上外接導線以連上接腳(p i η )。而往往外接導線上 $為了避免金屬導線氧化會加上一層保護層,此層保護層 :界稱為阻焊(銲)漆/層(solder mask/resist)。為了判讀 罝屬導線有無斷裂,在過去封裝薇會以砂紙或其他研磨工 ^ ’將^層保護層去除,以觀察導線的狀態。 =而’這麼做卻有著嚴重的缺陷,蓋在研磨的過程中,可 原,並非斷裂的導線,因為研磨而產生斷裂。另一種可 月匕則疋原來斷裂的導線,因為研磨的過程反而揉接在一 565690 五、發明說明(3) 起,而無法發現原先的斷裂情形。對於公司間責 定,此種不確定往往帶來許多的爭議,而產生 的界 本浪費。 . +必要的成 因此,如何能夠找出一種有效而無爭議的方式, 障的發生點,便成為一件非常重要的工作。 ^偵測故 【發明内容 因此本發明的目的就是在提供積體電路晶片等、 一種能夠有效找出故障原因所在,以釐清責任、=裝置, 問題的方法與系統。 解決故P章 依據本發明之一實施 (integrated c i rcu i 中,電路晶片包括安 印刷電路板基材。此 線,以連接晶粒與外 此方法包括下列步驟 測,此處所述的問題 機材質等組成的保護 區域之該保護層,藉 最後,使用光學放大 斷該問題區域内之該 使用本發明之方法至 係使用雷射光照射由 例,係提供用於偵測電路晶片 t chip)中缺陷的方法。在 置主要電路的晶粒(d i e )及承 外 在印刷電路板基材上安晋 ' 界之電路。 夏有導〜 。首先,選擇一問題區域,以進行量 區域載有導線,而導線上方則覆蓋有 層。接著,使用一雷射光照射該問題 以移除該保護層,並且曝露該導線。 儀器放大該問題區域之影像,以便判 導線是否具有一缺陷。 少具有下列優點,首先,由於本發明 有機材質等組成的保護層,以移除該Page 5 565690 V. Description of the invention (2) The member also needs to control the delivery from the upstream manufacturer and handle the quality of the finished product provided by the downstream manufacturer. In the electronics field, a common problem; controversial issues. ^ (Open 2 elements or wires cannot conduct current due to faults or breaks, and the circuit as a whole cannot function normally. Due to the increasing concentration of electrons, the size of the wires or components is also more fragile, etc. Mindfulness and inadequacy of some guarding processes will lead to wires: And for downstream manufacturers, they only know that the components they receive are defective and cannot operate normally. What is the problem? It depends on the failure to clarify the responsibility. For example, when a downstream assembly manufacturer places a processor on the motherboard, it finds that the processor is a defective product. However, this processor passes through the wafer fab and packaging plant. Was the fab or packaging plant responsible for the manufacturing process of the other units? Because the main job of the packaging plant is to add the die produced by the fab to the external lead to connect the pin (pi η). On the external wires, in order to avoid oxidation of the metal wires, a protective layer is added. This protective layer is called a solder mask (resist). In order to judge whether the metal wire is broken, in the past, the packaging layer will remove the protective layer of ^ with sandpaper or other abrasives to observe the state of the wire. = ’This method has serious flaws. During the grinding process, it can be corrected, not a broken wire, which is broken due to grinding. The other kind of dagger can be used to break the original broken wire. Because of the grinding process, it was rubbed together in 565690. Invention description (3), and the original broken condition could not be found. With regard to inter-company blame, such uncertainty often leads to many disputes, resulting in wasted capital. + Necessary achievements Therefore, how to find an effective and non-controversial way, and the point of occurrence of obstacles has become a very important task. ^ Detection [Summary of the Invention] Therefore, the object of the present invention is to provide a integrated circuit chip, etc., a method and system that can effectively find out the cause of a failure to clarify responsibilities, devices, and problems. To solve the problem, Chapter P is implemented according to one of the inventions (integrated ci rcu i, the circuit chip includes a printed circuit board substrate. This line to connect the die with the outside, this method includes the following steps to test, the problem described here The protective layer of the protective area composed of materials and the like is used to finally use optical amplification to break the use of the method of the present invention in the problem area to use laser light irradiation (for example, to provide a circuit chip t chip) Defective methods. The die (d i e) of the main circuit is placed and the circuit is mounted on the substrate of the printed circuit board. Xia Youdao ~. First, select a problem area to measure the area. The area contains a wire, and the wire is covered with a layer. Next, a laser light is used to illuminate the problem to remove the protective layer and expose the wire. The instrument enlarges the image of the problem area to determine whether the wire has a defect. It has the following advantages. First, due to the protective layer composed of the organic material and the like of the present invention,
五、發明說明(4) __ 保護層’而不會傷害或改變保護層下 可以清楚有效地釐清問題之所在的導線部分。因此, 本發明不但可使用於電路晶片之故=t着清責任。此外, 的印刷電路板,作為故障偵測之用2測,亦可用於各式 偵測提出相當有用的工具。 對於繁瑣的電路故障 綜言之,本發明所揭露之古、土 . ^ 障的偵測,提出一個確實有1 1為電路晶片等相關故 雏貫有效的解決方案。 實施方式 以下將以一具體實施例來說明本 & 够1圍r。、 .. m 〇 奴71 <技術。首先,請參 二第1圖巧,圖為一個積體電路晶片(土 CirCUlt chiP)1〇之示意圖,積體電路 處理器、記憶體、控制芎、數伤产咕+ J ^ ^ , - Jru 數位、號處理器(DSP)等等。 2者^參照第1圖(b),此圖為積體電路晶片1G的内部結 構示意圖。積體電路晶片10的主要電路係安置於一晶粒 (die)l〇2上。一般而言,這些主要電路首先經過一連串的 光罩、蚀刻、沉積而形成於晶圓上,然後經由切割晶圓以 得到晶粒Γ02。 ^為了提供晶粒102與外在電路的互動,晶粒1〇2安置於印刷 電路基板1 01上,且晶粒1 0 2的輪出入端點經由導線1 〇 3連接-到外界的電路。此外,為了保護晶粒丨〇 2,晶粒丨〇 2更經瑪 封裝過程,例如加上保護層,以形成如第1圖(a )所示之積 體電路晶片1 0。 'V. Description of the invention (4) __ Protective layer 'without harming or changing the protective layer. It can clearly and effectively clarify the part of the wire where the problem lies. Therefore, the present invention can be used not only for circuit chips, but also for clear responsibility. In addition, the printed circuit board can be used as a test tool for fault detection, and it can also be used to provide a very useful tool for various types of detection. For tedious circuit faults In summary, the ancient and earthy obstacles disclosed in the present invention provide an effective solution to the problem of circuit board and other related problems. Embodiments The following will describe this & .. M 〇 slave 71 < technology. First, please refer to Figure 1 and Figure 2. This is a schematic diagram of an integrated circuit chip (soil CirCUlt chiP) 10. The integrated circuit processor, memory, control chip, and multiple outputs + J ^ ^,-Jru Digital, Number Processor (DSP), etc. The two refer to FIG. 1 (b), which is a schematic diagram of the internal structure of the integrated circuit chip 1G. The main circuit of the integrated circuit chip 10 is disposed on a die 102. Generally speaking, these main circuits are first formed on a wafer through a series of photomasks, etching, and deposition, and then the wafer is cut to obtain the crystal grain Γ02. ^ In order to provide the interaction between the die 102 and the external circuit, the die 102 is placed on the printed circuit board 101, and the wheel in and out ends of the die 102 are connected to the external circuit via the wire 103. In addition, in order to protect the die 100, the die 100 is further subjected to a packaging process such as adding a protective layer to form the integrated circuit wafer 10 shown in FIG. 1 (a). '
第8頁 565690 五、發明說明(5) 接著,請參看第2圖(a)與第2圖(b),其中第2圖。)係放大 第1、圖(b)之部分導線1〇3之上視圖,而第2圖(]3)則為第工圖 (b)之印刷電路基板1 0 1之剖面圖。此二圖進一步說明導線 103/晶粒1〇2與印刷電路基板1〇1之間的關係。 、 般而a ’為了使晶粒丨〇 2的輸出入端點連接至外界的電 路在印刷電路基板1 0 1上必須安置許多不同路徑的導線 103 °在第2圖(b)中,導線103包括許多部分1〇31、1〇32、 1 033·、1〇34 及 1〇35。 晶粒102+之輸出入端點與導線部分1〇32接觸,而導線部分 1 032繼續連接至導線部分1031、1 0 33。並且,導線部分 1 033接著再連接至導線部分1 034,其中導線1〇 34係形成於 印刷電路基板1 〇 1之孔洞(thr0Ugh ho 1 e )中。導線1 034接著 再連接至導線部分1 〇 3 5,並由導線部分1 〇 3 5連接至各式接 腳(Pin) ’或以各種不同方式連接於另一印刷電路板上。第 2圖(c)顯示電路晶片1〇另一面的示意圖。 為了保護導線部分1031、1 032與1 0 33,使其不會直接爆露 在空氣中’往往在導線部分1031、丨〇32與1〇33上方會加上 保護層1 0 5。此類的保護層丨〇 5往往為有機材質組成的塗 料’且有機保護層之材質包含碳—碳(c — c)連結、 碳-氧(C-0)鏈結、碳—矽(c —Si)鏈結、或碳-氫(C —H)鏈結。 在業界’此保護層105通常稱為阻焊(銲)漆/層(solder mask/resist) 〇 接著,請參看第3圖,此流程圖例示依據本發明,用以尋找 如第1圖(a )所示之電路晶片1 〇瑕疵的方法。Page 8 565690 V. Description of the Invention (5) Next, please refer to Figure 2 (a) and Figure 2 (b), of which Figure 2. ) Is an enlarged top view of a part of the lead wire 103 in Fig. 1 and Fig. (B), and Fig. 2 (3) is a cross-sectional view of the printed circuit board 101 in Fig. (B). These two figures further illustrate the relationship between the lead 103 / die 102 and the printed circuit board 101. In general, in order to connect the input and output terminals of the die to the external circuit, many different paths of wires 103 must be placed on the printed circuit board 101. In Figure 2 (b), the wire 103 Includes many sections 1031, 1032, 1 033 ·, 1034 and 1035. The I / O terminals of the die 102+ are in contact with the wire portion 1032, and the wire portion 1 032 is continuously connected to the wire portion 1031 and 1033. Further, the lead portion 1 033 is then connected to the lead portion 1 034, where the lead 1034 is formed in a hole (thr0Ugh ho 1e) of the printed circuit board 101. The lead 1 034 is then connected to the lead portion 105, and the lead portion 1035 is connected to various pins (Pin) 'or connected to another printed circuit board in various ways. Fig. 2 (c) is a schematic view showing the other side of the circuit chip 10. In order to protect the lead portions 1031, 1 032 and 1 0 33 so that they are not directly exposed to the air, a protective layer 105 is often added above the lead portions 1031, 1032 and 1033. Such protective layers are often paints made of organic materials' and the materials of the organic protective layers include carbon-carbon (c-c) links, carbon-oxygen (C-0) links, and carbon-silicon (c- Si) links, or carbon-hydrogen (C-H) links. In the industry, this protective layer 105 is commonly referred to as a solder mask / resist. Then, please refer to FIG. 3, which is a flowchart illustrating an example of the method according to the present invention for finding a component such as FIG. 1 (a ) Defective method of the circuit wafer 10 shown.
IH1 第9頁 565690 五、發明說明(6) 能ΐ現問題的區域(步驟300 )。基本上,當電 = 的時候’例如斷路型的故障,可藉由基 晶片1 〇且2 il 發生故障的區域。舉例來說,假設電路 ΐ運作i,|^1人端點1035,而且電路晶片1G無法正 在哪, 要仪的工作包括,找出斷路問題到底出現 在那一個或哪幾個輸出入端點1 035。 出入端點1 035發生斷路問題時,可推判此斷 此發生於封裝的施工,例如導線1〇3的配置,也可 Ϊ 曰fJ〇2的製作。此時’沿著輸出入端點1 035追潮 ;;粒102的導線103即為可能發生問題的區域。 μ· Ϊ ^用雷射光移除問題區域之保護層105 (步驟302)。 此處所使用的雷射光之較佳實施例為紫外光雷射 = ltra二10let laser),其波長之例子則介於㈠㈣到 40m。=雷射光的照射,可使遮蔽導線部分ι〇3ι、1〇33 尋=有機材質組成的保護層105因為鍵結破懷而汽化,缺 而同時,卻不會因此影響導線丨〇3的原貌。 …、 ί:線Si區域的影像(步驟3〇4) ’以判斷此問題區域 的導線疋否存有瑕疵。由於導線部分1〇31、1〇33等上方 保護層105已經移除,因&,此時只要放大問題區 旦/ ^便可以找出,是否斷路之類的故障係因為封導\ 1配置發生斷裂等瑕疵。 幻導線 如果整個導線1 03部分皆未發現瑕疵,例如斷裂,則此 晶片10的故障,則可進一步分析是否出於晶粒1〇2的製造路 上’反之’則可清楚地界定瑕疲係發生於封裝上,與曰圓IH1 Page 9 565690 V. Description of the invention (6) The area where the problem can be found (step 300). Basically, when the electric power is equal to, for example, an open-circuit type failure, the failure area of the substrate 10 and 2 il can be determined. For example, suppose that the circuit ΐ is working i, ^ 1 is the terminal 1035, and the circuit chip 1G cannot be located. The work of the instrument includes finding out which one or several input / output terminals 1 the open circuit problem occurs. 035. When there is a disconnection problem at the access point 1 035, it can be judged that the disconnection occurred in the construction of the package, such as the configuration of the lead 103, or the production of fJ〇2. At this time, ’chase the tide along the input / output end point 1 035; the wire 103 of the grain 102 is an area where a problem may occur. μ · Ϊ ^ Remove the protective layer 105 of the problem area with laser light (step 302). The preferred embodiment of the laser light used here is an ultraviolet laser (ltra II 10let laser), and examples of its wavelength are between ㈠㈣ to 40 m. = Laser light irradiation can shield the wire part ι〇3ι, 〇33 Seek = The protective layer 105 made of organic material is vaporized due to broken bonds, but at the same time, it will not affect the original appearance of the wire 丨 〇3 . …, Ί: image of the line Si area (step 304) 'to determine whether there is a defect in the wire in the problem area. Because the protective layer 105 above the wire part 1031, 1033, etc. has been removed, & At this time, as long as the problem area is enlarged, it can be found out whether the fault such as the open circuit is due to the seal \ 1 configuration Defects such as breakage occur. Magic wire If no defects are found in the whole wire 103, such as fracture, the failure of this wafer 10 can be further analyzed to determine whether the defect is caused by the converse of the manufacturing process of the grain 102. On the package, with Yue Yuan
第10頁 565690 五、發明說明(7) 製造廠無關。換句話說,使用本發明便得以釐清晶圓廠與 封裝廠之間的責任問題。 ^ 接者’晴參照第4圖’此圖例示一個用來债測前述電路晶片 缺陷的系統。此系統包含一平台4 2,該平台4 2上供安置一 電子裝置43,且使該電子裝置43之一問題區域4 31朝上安 置’其中該問題區域431具有一元件,而該元件上覆蓋一有 機保護層。此電子裝置4 3之例子包括前述的電路晶片1 〇, 而元件與保護層之例子則包括前述的導線丨〇 3、保護層 105。此外,此系統亦具有操作介面44、雷射光發射器45, 及控制電路46。控制電路46連接操作介面44及雷射光發射 器45,且控制電路46提供使用者使用操作介面44控制雷射 光發射器45,使得雷射光發射器45發射一雷射光至電子裝 置之問題區域,以移除有機保護層並曝露可能發生問^ 之疋件。此外,此系統亦具有觀察裝置47,供放大並擷取 該元件於問題區域之影像,藉以判斷該元件於問題區域内 是否具有一缺陷。 驗之結果可發現,第5圖為使用雷射光移出保護層之 别1刀放大影像。從第5圖中可在導線上清楚發現一斷裂 =雖然此處以電路晶片10作為例+,但並非 制在電路晶片的應用上。由於—般用於 组:的伴1:刷ϊ路板,在導線的上方往往覆蓋有機材質 術,β Μ + Μ Μ π ; ί 當然亦可使用本發明的技 釐,月問碭的所在,或作為責任歸屬的依據。Page 10 565690 V. Description of Invention (7) The manufacturer has nothing to do with it. In other words, the use of the present invention makes it possible to clarify the issue of responsibility between the fab and the packaging plant. ^ The receiver ‘Refer to Figure 4’ This figure illustrates a system for debt inspection of the aforementioned circuit chip defects. This system includes a platform 4 2 on which an electronic device 43 is placed, and a problem area 4 31 of the electronic device 43 is placed upwards, wherein the problem area 431 has a component, and the component is covered by the component. An organic protective layer. Examples of the electronic device 43 include the aforementioned circuit chip 10, and examples of the components and the protective layer include the aforementioned wires 3 and the protective layer 105. In addition, this system also has an operation interface 44, a laser light transmitter 45, and a control circuit 46. The control circuit 46 is connected to the operation interface 44 and the laser light transmitter 45, and the control circuit 46 provides a user to use the operation interface 44 to control the laser light transmitter 45 so that the laser light transmitter 45 emits a laser light to a problem area of the electronic device. Remove the organic protective layer and expose any possible problems. In addition, this system also has an observation device 47 for zooming in and capturing the image of the component in the problem area, so as to determine whether the component has a defect in the problem area. As a result of the inspection, it can be found that Fig. 5 is a 1-knife enlarged image using laser light to remove the protective layer. From Figure 5, a break can be clearly found on the wire. Although the circuit chip 10 is taken as an example here, it is not applied to the application of the circuit chip. Because it is generally used in the group: Companion 1: Brush the road board, the organic material technique is often covered on the wire, β Μ + Μ Μ π; Of course, the technique of the present invention can also be used. Or as a basis for attribution of responsibility.
第11頁 565690 五、發明說明(8) -- =上述本發明較佳實施例可知,應用本發明具有下列優 於本發 以移除 卻不會 此使用 導線是 等方式 護層過 為磨除 法清楚 發明不 印刷電 測提出 明已以 ,任何 當可作 附之申 射由有 時’由 而改變 式力口以 陷。相 可能造 亦可能 缺陷消 所在, 於電路晶片之故障偵測,亦可用 偵測之用’對於繁項的電 "C上’然其並非用以限 “潤i不脫離本發明之精神和 圍所界定者為準。 朝 機材質 該保護 其原有 觀察該 對地, 成原先 造成原 失。不 也無法 首先,由 保護層, 導線部分 性質,因 清楚判斷 使用砂紙 為磨除保 陷,但因 形,皆無 任。 其次,本 於各式的 路故障偵 雖然本發 定本發明 範圍内, 圍當視後 明係使用 該保護層 因為雷射 視覺或光 否於施工 磨除保護 程產生缺 保護層過 有效地釐 但可使用 路板,作 相當有用 一較佳實 熟習此技 各種之更 睛專利範 雷射光照 。在此同 光的照射 學放大方 時發生缺 層,如此 陷,或者 程而使得 清問題之 等組成的 層覆蓋的 的形狀與 導線即可 習知技術 無缺陷因 先有缺 管何種情 釐清責Page 11 565690 V. Description of the invention (8)-= The above-mentioned preferred embodiment of the present invention shows that the application of the present invention has the following advantages over the present one in order to remove, but does not use the wire, etc. The protective layer is too abrasive. It is clear that the invention does not print the electric test, and it is clear that any application that can be made as a supplement can sometimes change the force to trap. It is possible that the defects may be eliminated. In the fault detection of the circuit chip, it can also be used for the detection of 'complicated electricity' on the 'C', but it is not intended to limit the "run" without departing from the spirit and The area defined shall prevail. The material of the machine shall protect its original observation and the ground, which may cause the original loss. It is also not possible to first determine the nature of the protective layer and the wire part by using the sandpaper to remove the trap, However, because of the shape, there is no responsibility. Second, although this type of road fault detection is in the scope of the present invention, it is clear that the protective layer is used because of laser vision or light during the protection process of the construction. The protective layer is too effective but it can be used as a road board. It is quite useful to familiarize yourself with the various patented laser lighting techniques. This is the case when the radiation of the same light is enlarged, or it is trapped, or Process so that the shape and wire covered by the layer composed of the problem can be learned. The technology is free of defects. What is the reason for the lack of management?
第12頁 565690 圖式簡單說明 【圖式簡單說明】 第1圖(a)繪示一電路晶片示意圖; 第1圖(b)繪示電路晶片内部示意圖; 第2圖(a )繪示導線局部示意圖; 第2圖(b )繪示導線、保護層與印刷電路基板示意圖; 第2圖(c )繪示積體電路背面接點示意圖; 第3圖繪示依據本發明之實施例的流程圖; 第4圖繪示依據本發明之實施例的示意圖;Page 565690 Brief Description of Drawings [Simplified Illustration of Drawings] Figure 1 (a) shows a schematic diagram of a circuit chip; Figure 1 (b) shows a schematic diagram of a circuit chip; Figure 2 (a) shows a part of a wire Schematic diagram; Figure 2 (b) shows a schematic diagram of the wires, a protective layer and a printed circuit board; Figure 2 (c) shows a schematic diagram of the back contacts of the integrated circuit; Figure 3 shows a flowchart according to an embodiment of the present invention Figure 4 shows a schematic diagram of an embodiment according to the present invention;
第5圖繪示依據本發明實驗結果。 圖式之標記說明Figure 5 shows the experimental results according to the invention. Schematic mark description
1 0 電路晶片 1 0 1印刷電路基板 1 0 2 晶粒 1 0 3 導線 1031 導線部分 1 0 3 2 導線部分 1 033 導線部分 1 034 導線部分 1 0 3 5 導線部分 1 0 5保護層 42平台1 0 Circuit chip 1 0 1 Printed circuit board 1 0 2 Die 1 0 3 Lead 1031 Lead part 1 0 3 2 Lead part 1 033 Lead part 1 034 Lead part 1 0 3 5 Lead part 1 0 5 Protective layer 42 Platform
第13頁 565690 圖式簡單說明 43電子裝置 431問題區域 44操作介面 45雷射光發射器 4 6控制電路 47觀察裝置Page 13 565690 Brief description of the drawings 43 Electronic device 431 Problem area 44 Operating interface 45 Laser light transmitter 4 6 Control circuit 47 Observation device
第14頁Page 14
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92108983A TW565690B (en) | 2003-04-17 | 2003-04-17 | Method for detecting defects in a circuit chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92108983A TW565690B (en) | 2003-04-17 | 2003-04-17 | Method for detecting defects in a circuit chip |
Publications (2)
Publication Number | Publication Date |
---|---|
TW565690B true TW565690B (en) | 2003-12-11 |
TW200422606A TW200422606A (en) | 2004-11-01 |
Family
ID=32503976
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW92108983A TW565690B (en) | 2003-04-17 | 2003-04-17 | Method for detecting defects in a circuit chip |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW565690B (en) |
-
2003
- 2003-04-17 TW TW92108983A patent/TW565690B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW200422606A (en) | 2004-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4939178B2 (en) | Method for detecting process image induced defects | |
JP4550457B2 (en) | Semiconductor device and manufacturing method thereof | |
US6483937B1 (en) | Process for inspecting an object | |
JP4583317B2 (en) | Method for inspecting and repairing defects in photoresist, and printed circuit board manufacturing process | |
TW584927B (en) | Test wafer and method for investigating electrostatic discharge induced wafer defects | |
JP2008066381A (en) | Semiconductor device and method for manufacturing the same | |
JP2005019995A (en) | Test structure of semiconductor element for detecting defect size, and test method using the same | |
JP2002033361A (en) | Semiconductor wafer | |
TW565690B (en) | Method for detecting defects in a circuit chip | |
JP2000228341A (en) | Semiconductor integrated circuit | |
JP2006351588A (en) | Semiconductor device and its manufacturing method | |
EP1171798B1 (en) | Method and apparatus for monitoring electrostatic discharge effects | |
KR19990026444A (en) | Defect Monitoring Method of Semiconductor Devices | |
KR102740972B1 (en) | Semiconductor device manufacturing system | |
JP2008187032A (en) | Semiconductor wafer, its manufacturing method and semiconductor chip | |
JP2009135283A (en) | Electrostatic discharge detecting element and electrostatic discharge detecting method | |
CN118130504B (en) | PCB printing quality detection method | |
JP2006253363A (en) | Semiconductor device | |
US20060068302A1 (en) | Method of patterning a substrate by feeding mask defect data forward for subsequent correction | |
US20240353480A1 (en) | Methods and apparatus for voltage contrast defect inspection | |
JP2008053474A (en) | Wafer, and manufacturing method of semiconductor device using it | |
JP2008135623A (en) | Wiring board, and its manufacturing method | |
JPH1022596A (en) | Circuit board | |
JP2021052107A (en) | Semiconductor integrated circuit pattern layout method, semiconductor chip manufacturing method, semiconductor chip evaluation method, and semiconductor chip | |
JP2001358144A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |