[go: up one dir, main page]

TW200512850A - Method of manufacturing a semiconductor device - Google Patents

Method of manufacturing a semiconductor device

Info

Publication number
TW200512850A
TW200512850A TW093126872A TW93126872A TW200512850A TW 200512850 A TW200512850 A TW 200512850A TW 093126872 A TW093126872 A TW 093126872A TW 93126872 A TW93126872 A TW 93126872A TW 200512850 A TW200512850 A TW 200512850A
Authority
TW
Taiwan
Prior art keywords
wiring substrate
upper die
die
cavity
manufacturing
Prior art date
Application number
TW093126872A
Other languages
Chinese (zh)
Other versions
TWI346986B (en
Inventor
Kuratomi Bunshi
Nishita Takafumi
Shimizu Fukumi
Original Assignee
Renesas Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Tech Corp filed Critical Renesas Tech Corp
Publication of TW200512850A publication Critical patent/TW200512850A/en
Application granted granted Critical
Publication of TWI346986B publication Critical patent/TWI346986B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H01L21/566—Release layers for moulds, e.g. release layers, layers against residue during moulding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)

Abstract

The present invention improves the yield of semiconductor devices. To mold a semiconductor chip on a wiring substrate 1, the wiring substrate 1 is positioned on a lower cavity 8A4 of a lower die 8A and an upper die 8B is lowered down to have an peripheral portion of a cavity 8B1 of the upper die 8B abuttingly engaging an outer periphery of a main surface of the wiring substrate 1 to such an extent that the wiring substrate 1 is sufficiently deformed to prevent the leakage of resin, and a block pin 8Bp of the upper die 8B depresses down the lower cavity 8A4. Thus, the deformation or cracking caused by crushing the wiring substrate 1 due to excessive pressure applied to the wiring substrate 1 upon clamping the wiring substrate 1 between the upper die 8B and the lower die 8A is suppressed or prevented.
TW093126872A 2003-09-26 2004-09-06 Method of manufacturing a semiconductor device TWI346986B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003334858A JP4094515B2 (en) 2003-09-26 2003-09-26 Manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
TW200512850A true TW200512850A (en) 2005-04-01
TWI346986B TWI346986B (en) 2011-08-11

Family

ID=34373183

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093126872A TWI346986B (en) 2003-09-26 2004-09-06 Method of manufacturing a semiconductor device

Country Status (5)

Country Link
US (2) US7288440B2 (en)
JP (1) JP4094515B2 (en)
KR (1) KR20050030865A (en)
CN (1) CN100437954C (en)
TW (1) TWI346986B (en)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003243435A (en) * 2002-02-14 2003-08-29 Hitachi Ltd Method for manufacturing semiconductor integrated circuit device
JP2004134591A (en) * 2002-10-10 2004-04-30 Renesas Technology Corp Method for manufacturing semiconductor integrated circuit device
JP2005150350A (en) * 2003-11-14 2005-06-09 Renesas Technology Corp Method for manufacturing semiconductor device
JP4647258B2 (en) * 2004-07-29 2011-03-09 株式会社日立製作所 Molding material transfer method, substrate structure
KR100784390B1 (en) 2006-08-08 2007-12-11 삼성전자주식회사 Semiconductor package manufacturing apparatus and package manufacturing method
US7525187B2 (en) * 2006-10-13 2009-04-28 Infineon Technologies Ag Apparatus and method for connecting components
KR101273591B1 (en) * 2007-01-22 2013-06-11 삼성전자주식회사 Injection molding device
JP2008227131A (en) * 2007-03-13 2008-09-25 Renesas Technology Corp Semiconductor device and its manufacturing method
JP4348643B2 (en) * 2007-06-19 2009-10-21 株式会社デンソー Resin leak detection method and resin leak detection apparatus
KR100907326B1 (en) * 2007-09-17 2009-07-13 미크론정공 주식회사 Semiconductor Package Molding Device
JP5655406B2 (en) * 2010-07-20 2015-01-21 セントラル硝子株式会社 Mold for molding and method for producing glass with decorative molding using the mold
JP5562874B2 (en) * 2011-01-12 2014-07-30 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
CN102756454B (en) * 2011-04-27 2016-03-09 松下知识产权经营株式会社 The manufacture method of resin-seal molding product
JP5892683B2 (en) * 2011-05-31 2016-03-23 アピックヤマダ株式会社 Resin sealing method
JP5878054B2 (en) 2012-03-27 2016-03-08 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
CN102842974B (en) 2012-08-03 2015-06-03 埃塞克科技有限公司 Transverse flux electric machine
KR101398016B1 (en) 2012-08-08 2014-05-30 앰코 테크놀로지 코리아 주식회사 Lead frame package and manufacturing method thereof
AP2015008290A0 (en) 2012-08-28 2015-02-28 Hatch Associates Pty Ltd Improved electric current sensing and management system for electrolytic plants
CA2827650A1 (en) 2012-09-24 2014-03-24 Eocycle Technologies Inc. Transverse flux electrical machine stator and assembly thereof
ITTO20120854A1 (en) * 2012-09-28 2014-03-29 Stmicroelectronics Malta Ltd PERFORMED SURFACE MOUNTED CONTAINER FOR AN INTEGRATED SEMICONDUCTOR DEVICE, ITS ASSEMBLY AND MANUFACTURING PROCEDURE
CA2829812A1 (en) 2012-10-17 2014-04-17 Eocycle Technologies Inc. Transverse flux electrical machine rotor
KR101482866B1 (en) * 2013-07-23 2015-01-14 세메스 주식회사 Apparatus for molding semiconductor devices
KR102376487B1 (en) * 2015-02-12 2022-03-21 삼성전자주식회사 Manufacturing device of semiconductor package and method for manufacturing the same
JP6079925B1 (en) * 2016-03-30 2017-02-15 第一精工株式会社 Resin sealing device and abnormality detection method of resin sealing device
US10068822B2 (en) * 2016-09-30 2018-09-04 Nanya Technology Corporation Semiconductor package and method for forming the same
TWI629761B (en) * 2017-10-27 2018-07-11 日月光半導體製造股份有限公司 Substrate structure and method for manufacturing a semiconductor package device
KR102337659B1 (en) * 2018-02-21 2021-12-09 삼성전자주식회사 Apparatus and Method for testing mold
KR102545290B1 (en) * 2018-08-29 2023-06-16 삼성전자주식회사 Semiconductor package molding device
TWI711520B (en) * 2019-09-11 2020-12-01 日商朝日科技股份有限公司 Resin sealing forming device and resin sealing forming method
CN111391217B (en) * 2020-03-20 2021-11-30 东莞市艾尔玛塑件科技有限公司 Automatic demoulding type thermal transfer printing mould and equipment
CN111531802A (en) * 2020-04-27 2020-08-14 芜湖鼎联电子科技有限公司 A non-remelting high temperature and high pressure injection mold for power semiconductor device packaging
JP7576333B2 (en) * 2021-12-06 2024-10-31 アピックヤマダ株式会社 Resin sealing equipment and sealing mold

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970002295B1 (en) * 1993-02-23 1997-02-27 미쯔비시 덴끼 가부시끼가이샤 Injection molding method
DE19519901C2 (en) * 1995-05-31 1998-06-18 Richard Herbst Process for intermittent injection molding of plastic and semi-finished articles for use in this process
JP2991126B2 (en) 1996-09-12 1999-12-20 日本電気株式会社 Apparatus and method for manufacturing resin-encapsulated semiconductor device
JP3116913B2 (en) 1998-07-31 2000-12-11 日本電気株式会社 Semiconductor chip resin sealing mold and semiconductor chip resin sealing method using the same
JP3510554B2 (en) 2000-02-10 2004-03-29 山形日本電気株式会社 Resin molding method, mold for molding and wiring substrate
JP3394516B2 (en) * 2000-10-06 2003-04-07 エヌイーシーセミコンダクターズ九州株式会社 Resin sealing mold
CA2350747C (en) * 2001-06-15 2005-08-16 Ibm Canada Limited-Ibm Canada Limitee Improved transfer molding of integrated circuit packages
JP3560585B2 (en) * 2001-12-14 2004-09-02 松下電器産業株式会社 Method for manufacturing semiconductor device
JP4268389B2 (en) * 2002-09-06 2009-05-27 Ｔｏｗａ株式会社 Resin sealing molding method and apparatus for electronic parts
DE102005043928B4 (en) * 2004-09-16 2011-08-18 Sharp Kk Optical semiconductor device and method for its production
JP4628125B2 (en) * 2005-02-09 2011-02-09 日本プラスト株式会社 Resin leakage prevention structure
US20060223227A1 (en) * 2005-04-04 2006-10-05 Tessera, Inc. Molding method for foldover package

Also Published As

Publication number Publication date
JP2005101407A (en) 2005-04-14
KR20050030865A (en) 2005-03-31
CN100437954C (en) 2008-11-26
US7288440B2 (en) 2007-10-30
US20080057626A1 (en) 2008-03-06
JP4094515B2 (en) 2008-06-04
TWI346986B (en) 2011-08-11
US7445969B2 (en) 2008-11-04
US20050070047A1 (en) 2005-03-31
CN1601711A (en) 2005-03-30

Similar Documents

Publication Publication Date Title
TW200512850A (en) Method of manufacturing a semiconductor device
EP1315605B1 (en) Mold and method for encapsulating an electronic device
WO2005067526A3 (en) Flipchip qfn package and method therefore
TW200633149A (en) Semiconductor die package including universal footprint and method for manufacturing the same
TW200707665A (en) Semiconductor device
MY138000A (en) Method of forming a substrateless semiconductor package
CN101164165A (en) Circuit member, circuit member manufacturing method, semiconductor device and multilayer structure on circuit member surface
WO2007005263A3 (en) Semiconductor die package and method for making the same
WO2004073031A3 (en) Alternative flip chip in leaded molded package design and method for manufacture
SG135134A1 (en) Heat sink for semiconductor package
TWI256719B (en) Semiconductor device package module and manufacturing method thereof
WO2011049959A3 (en) Methods and devices for manufacturing cantilever leads in a semiconductor package
TW369710B (en) Semiconductor apparatus and its producing method
TW200725861A (en) Semiconductor package and process for making the same
ATE252225T1 (en) METHOD FOR PRODUCING A MICRO-ELECTROMECHANICAL ELEMENT
TW200731426A (en) Method of fabricating an exposed die package
US6674165B2 (en) Mold for a semiconductor chip
MY196394A (en) Molded Integrated Circuit Packages
JPH10116846A (en) Method for manufacturing resin-encapsulated semiconductor device and mold
KR100364845B1 (en) Leadframe and molding die of semiconductor package
KR100643431B1 (en) Manufacturing method and device of thin thickness lead frame using pressing
MY131028A (en) Method of forming a semiconductor package and leadframe therefor
KR100726041B1 (en) Lead frame manufacturing method by thickness control and device therefor
TWM564823U (en) Semiconductor packaging substrate and package structure thereof
WO2004057667A3 (en) Method for re-routing lithography-free microelectronic devices

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees