SU980268A1 - Redundancy time delay device - Google Patents

Description

The invention relates to a device “^ for generating and converting pulses” and is intended for use in systems and automation devices where high accuracy and reliability of processing control actions is required.

Known time delay devices containing transistors, the base of each of which is connected to the emitter of the subsequent transistor, and the collectors of the transistors are connected to one of the plates of the corresponding capacitor, the second plate of which is connected to the current source, the base of the last transistor is connected to the bias voltage source [1].

These devices have insufficient accuracy.

The closest in technical essence to the proposed one is a time delay device containing three identical channels, in each of which there is a master oscillator, an AND element, a counter, a decoder, an input and an output RS trigger, and the output of each channel is connected to corresponding to the input of the majority block 'two out of three * 12].

The device provides high accuracy of time delay when using highly stable oscillators, for example, with a quartz resonator. At the same time (in a number of cases, it is necessary to use counters with a large number of digits, the reliability of which is insufficient, which leads to the need to apply redundancy. A majority sample of two of three * ensures the failure-free operation of the device in case of failure of one of the channels. If> the probability of failure of one channel is equal to p, then the probability of failure of two channels p, respectively, the probability of failure of one channel

: * Compiled By, Radaco

Editor A. Vorovich Tehred M. Koshtura Corrector A. Dzyatko

Order 9380/47 Circulation 959 Subscription

VNIIIPI of the USSR State Committee for Inventions and Discoveries. 113035, Moscow, Zh-35, Raushskaya nab., D. 4/5

------------------. - ......- -...............->

Branch of PPP 'Patent', Uzhhorod, st. Project, 4 su

Batch: N0106515

Date: 03/03/2001

Number of pages: 4

Previous document: SU

980269

Next document: SU

980270

Union of Soviet

Socialist

Republics

DESCRIPTION

Inventions

TO COPYRIGHT CERTIFICATE <11) 980269

| Ссударсткнмы1 committee of the USSR 'on the shares of inventions' and discoveries (61) Additional to ed. certificate-wu - (22) Stated 06/26/81 (21) 3307357 / 18-21 with the addition of the application M - (23) Priority -

Published December 7, 1982 Bulletin No. 45

Date of publication of the description 09.12.82 (51) M. Cl

Н 03 К 5/13 (53) UDC 621.-374 (088.8), (72) The author of the invention n

(71) applicant

A. I. Kondratov

(54) PULSE FORMER '

The invention relates to a pulse technique and can be used in devices for processing signals from pulse sensors, for example, inductive, photoelectric, etc., used in weight measuring devices .. ⁵

Known pulse shaper containing a delay device, trigger, inverter and circuit combining and matching f 1]. However, such a shaper does not provide the formation of pulses, the temporary position of which is constant with respect to the middle of the input signal.

"

The closest in technical dryness to the proposed one is a pulse shaper containing an amplifier limiter ^{, the} output of which through the first element AND is connected to the input of the switch ₂₀ , the output of which is connected to the input of the integrator, and a trigger, the output of which through the second element is connected to the second input adder [2].

A disadvantage of the known driver is the low stability of the temporary Position of the output pulse due to the influence of the drift of the parameters of the integrator and the comparator.

. The purpose of the invention is to increase the stability of the shaper device. This goal is achieved by the fact that in the pulse shaper containing the amplifier-limiter, the output of which through the first element And is connected to the input of the adder, the output of which is connected to the input of the integrator, and the trigger, the output of which through the second element And is connected to the second input of the adder ”, an OR-NOT element, an inverter and a pulse heckrrator, the main frequency output of which is connected to the second input of the first AND element, and the double frequency output is connected to the second input of the second And element, the third input of which is connected through the inverter inen with the output of the amplifier-limiter and the first input after the amplifier-ogre4

The operating time of the counter for reading the pulse at the output of nickel 1 is

980269 element OR-NOT, the second input of which is connected to the output of the integrator, and the output · is connected to the counting input of the trigger.

Moreover, a pulse counter was used as an integrator, and an OR element was used as an adder.

In _# FIG. 1 shows a functional diagram of a device; in FIG. 2 - times-10 on the diagram of the pulse shaper.

The pulse shaper contains an amplifier-limiter 1, the output of which is connected to the first input of the first element And 2, the input of the inverter 3 and the input of the element OR NOT 4, the output of which is connected to the counting input of the trigger 5, the output of which is connected to the first input of the second element And 6, the second inputs of the elements 2 and 6 are connected to the outputs 7 and 8 of the pulse generator 9, the third input of the element 6 is connected to the output of the inverter 3, and the outputs of the elements 2 and 6 are connected to the inputs of the element OR 10, the output of which is connected to the input of the pulse counter 11, the output which connect nen with the output 12 of the device and another input element OR NOT 4.

The pulse generator operates as follows.

x _ C-T-F '

IF

The trailing edge of the pulse counter 11 relative to the pulse will be formed at the time of overflow of the middle of the input15

Ф = T_ _{+ t} - Г ₊ CTF _ С

2 1 2 <2F 2F 'regardless of the signal duration at the _z input of the driver. The value of t ₂ ^P R ^{And the} need can be changed by changing the capacitance C of the counter 11, while the condition must be met; C ^> Tc1x'P "where ^ max" the maximum possible duration of the input signal.

Until the input signal arrives in trigger 5 and counter 11, zeros are recorded. Upon receipt of a signal at the input of the amplifier-limiter 1 (plot 13 in Fig. 2), a signal is generated at its output in the form of a rectangular pulse with a duration T (plot 14 in Fig. 2), which opens the element 2 for receiving pulses with a frequency F of output 7 generator 9 to the input of the counter 11 through the element 10. During the duration T, the counter 11 receives TF pulses (plot 15 in Fig. 2). On the trailing edge of the pulse at the output of the amplifier-limiter 1, ^g 1 ^{g is} recorded in trigger 5, element 2 is closed, and the logical level * 1 * enters the third input of element 6 through inverter 3, element 6 ptcry-? ® blows and passes pulses with a frequency 2F from the output 8 of the generator 9 to the input of the counter 11 through element 10. Upon receipt of pulses at the input of the counter (C — T> F), where C is the capacity of the counter 11 [diagram 16 in FIG. 2), the latter overflows and sets trigger 5 to zero, i.e. in the initial state.

Using the proposed pulse shaper allows you to generate a signal at the output, a temporary position. Which is constant in relation to the middle of the input signal and does not depend on its duration with increased stability due to the use of logic elements, a counter and a pulse generator with quartz frequency stabilization, and at the same time simplify devices due to the exclusion of the delay circuit and the comparator.

Claims (2)

one This invention relates to a device. for forming and converting pulses and is intended for use in systems and automation devices that require high accuracy and reliability of control actions. Known time devices contain transistors, the base of each of which is connected to the emitter after the transducer, and the collectors of transistors are connected to one of the plates of the corresponding capacitor, the second plate of which is connected to the current source, the base of the last transistor is connected to the source of the bias voltage C 1. These devices have insufficient accuracy. The closest in technical essence to the proposed 5-ya-yctw is a time delay containing three identical channels, in each of which there is a master oscillator, an element And, a counter, a decoder input , and output RS-triggers, and the output of each channel is connected to the corresponding main input of the majority sampling block two out of three 12. The device provides high accuracy of the vracunn airframe when it is used in the field of high-output generators, for example, with a quartz resonator. When I do this, in a number of cases it is necessary to use counters with a large number of bits, the reliability of the cocksphys turns out to be: with insufficient, which leads to the neo: need to make a reservation, Majority is two of the three; ensures trouble-free operation of the device in case of failure of one of the channels. If the failure rate of one channel is equal to 20 G p, then the probability of failure of two channels - P, respectively, the likelihood without 1 | Kaznaya operation of one Channel. P ABOUT (U ,: Compiled by I. Radiso Editor A. Vorovt Tehred M.Koshtur Proofreader A. Da tko Order 9380/47 Circulation 959Subscription VINILI State Committee of the USSR  Inventions n discoveries 113035, Moscow, U35, Raushsk nab., d. 4/5 Branch PPP Patent, Uzhgorod, st. Project, 4 S Date: 11/03/2001 Number of pages: 4 Previous document: SU 980268 Next Document: SU 980270 980269 (eleven) (51) M. CLT H 03 to 5/13 (53) UDC 621.-374 (088.8), (72) Author of the invention (71) the applicant A.I. Kondratov (S4) PULSE FORMER The invention relates to an impulse technique and can be used in devices for processing signals from pulse sensors, such as inductive photoelectric, etc., used in weighing sensors. A pulse shaper is known that contains a delay device, a trigger, Inverter and combi and coincidence circuit G1 However, this is the form "(iravatep does not provide for the formation of pulses whose temporal position is constant with respect to the middle of the input signal. The closest In reality, the proposed device is a pulse shaper containing an amplifier-limiter, the output of which is connected to the input of the switch, the output of which is connected to the integrator's input, and a trigger, the output of which is connected to the second input of the adder 2 via the second element. shaper is the small stability of the temporal position of the output pulse of energy efficiency due to the drift of the parameters of the integrator and the comparator. . The purpose of the invention is to increase the stability of the device driver operation. The goal is achieved in that a pulse generator containing amplifiers-limiter, the output of which through the first element I is connected to the input of an adder, the output of which is connected to the integrator's platoon, and a trigger, the output of which through the second element I connects to the input of the adder An OR-NOT element, an inverter and pulse generator, the main input of which is connected to the second input of the first element AND, and the doubled frequency input connected to the second input of the second element AND, the third input through which the inverter connects n with the output of the set $ 1-limiter and the first entrance 39802694 Eneme1gga OR-NOT, the second input of whichThe operating time of the counter 11 after the windows 1 year to the output of the integrator, and the output of the pulse wave and the output of the usipite is disconnected from the counting grigger entrance. In this case, a pulse counter was used as an integrator, and the OR element was used as an adder. FIG. 1 shows the functional scheme of the device; in fig. 2 - time-to on the diagram of the pulse shaper. The pulse shaper contains the amplifier-limiter 1, the output of which is connected to the first input of the first element AND 2, the input of the inverter 3 and the input of the element OR-NOT 4, the output of which is connected to the counting input of the trigger 5, the output of which is connected to the first input of the second element And 6, the second inputs of elements 2 and 6 are connected to the outputs 7 and 8 of the generator 9 pulses, the third input of the element 6 is connected to the output of the inverter 3, and the outputs of elements 2 and 6 are connected to the inputs of the element OR 10 whose output is connected to the input of black pulses 11 pulses whose output is soy Inonii with VYHODSYAU device 12 and another input NOR 4. Pulse shaper operates as follows. Before the arrival of the input signal; t in the trigger 5 and the meter 11 of the recorder are zero. When a signal arrives at the input of the limiter 1 (plot 13 in Fig. 2), a signal in the form of a rectangular pulse with a duration T (plot 14 in Fig. 2) is generated at its output, which opens element 2 for the arrival of pulses with a frequency F - output 7 of the generator 9 to the input of the counter 11 through the element 1O. During the filing of T, the TF of impulses enters the counter 11 (Eshora 15 in Fig. 2). On the rear punch at the output of the limiter 1, trigger 5 is recorded, "element 2 is closed, and the third input of element 6 through inverter 3 receives a logic level, and terminal 6 opens and passes pulses with a frequency of 2P from output 8 of generator 9 to counter input 11 through element 10. When posting to the input of the counter (C-TF) HMTI pulses, where C is the capacity of the counter 11 of the Sashor 16 in FIG. 2), the latter overflows and sets trigger 5 to zero, i.e. in the initial state. Nite; w 1 equals. C-T-F The falling edge of the overflow pulse of the counter 11 relative to the center of the input pulse will be formed at the instant of time of about 1 cm5 from the signal duration at the driver circuit. The tI value of TIs may be HSMeiieiia a unit of capacitance C of the counter 11, in this case the condition must be fulfilled where the maximum possible length of the input signal is. The use of the proposed 4th pulse driver allows a output signal to be generated, the temporal position of which is constant with respect to the middle of the input signal and does not depend on its duration with increased stability due to the use of logic elements, a counter and a pulse generator with quartz-controlled frequency simplify devices by eliminating the delay circuit and comparator. The formula of the invention F (a pulse feeder containing an amplifier-limiter, the output of which through the first element I is connected to the input of an adder, the output of which is connected to the input of the integrator, and a trigger, the output of which through the second element And is connected to the second input of the adder, that, in order to increase stability of operation, an OR-NOT element, an inverter and a pulse generator, the output of the main frequency, which is connected to the second input of the first element AND, are introduced into it, and the output of the doubled frequency is connected to the second input of the second ementa And, the third input of which via an inverter connected to the output usvlrgel -ogranvchitel a first input, LIL-NO element, whose second input is connected to the integrator output rail, and expressed. 2. A shaper according to claim 1, clause 1, which is based on the fact that a pulse counter is used as an integrator, and an OR element is used as an adder. ABOUT- - & taken into account with expert 1. Authors svdedelstvo CCXIP NO 455468, cl. N OZ K 5 / O4, 1973. 2. USSR author's certificate N 575766, cl. H 03 K 5/13, 1975. W and //