[go: up one dir, main page]

SE0303099D0 - Method in the fabrication of a monolithically integrated high frequency circuit - Google Patents

Method in the fabrication of a monolithically integrated high frequency circuit

Info

Publication number
SE0303099D0
SE0303099D0 SE0303099A SE0303099A SE0303099D0 SE 0303099 D0 SE0303099 D0 SE 0303099D0 SE 0303099 A SE0303099 A SE 0303099A SE 0303099 A SE0303099 A SE 0303099A SE 0303099 D0 SE0303099 D0 SE 0303099D0
Authority
SE
Sweden
Prior art keywords
trench
region
fabrication
high frequency
frequency circuit
Prior art date
Application number
SE0303099A
Other languages
English (en)
Inventor
Andrej Litwin
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Priority to SE0303099A priority Critical patent/SE0303099D0/sv
Publication of SE0303099D0 publication Critical patent/SE0303099D0/sv
Priority to US10/947,801 priority patent/US20050112822A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0221—Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65—Lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109—Reduced surface field [RESURF] PN junction structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156—Drain regions of DMOS transistors
    • H10D62/157—Impurity concentrations or distributions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/371—Inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213—Channel regions of field-effect devices
    • H10D62/221—Channel regions of field-effect devices of FETs
    • H10D62/235—Channel regions of field-effect devices of FETs of IGFETs
    • H10D62/299—Channel regions of field-effect devices of FETs of IGFETs having lateral doping variations
    • H10D62/307—Channel regions of field-effect devices of FETs of IGFETs having lateral doping variations the doping variations being parallel to the channel lengths

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
SE0303099A 2003-11-21 2003-11-21 Method in the fabrication of a monolithically integrated high frequency circuit SE0303099D0 (sv)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE0303099A SE0303099D0 (sv) 2003-11-21 2003-11-21 Method in the fabrication of a monolithically integrated high frequency circuit
US10/947,801 US20050112822A1 (en) 2003-11-21 2004-09-23 Method in the fabrication of a monolithically integrated high frequency circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0303099A SE0303099D0 (sv) 2003-11-21 2003-11-21 Method in the fabrication of a monolithically integrated high frequency circuit

Publications (1)

Publication Number Publication Date
SE0303099D0 true SE0303099D0 (sv) 2003-11-21

Family

ID=29729121

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0303099A SE0303099D0 (sv) 2003-11-21 2003-11-21 Method in the fabrication of a monolithically integrated high frequency circuit

Country Status (2)

Country Link
US (1) US20050112822A1 (sv)
SE (1) SE0303099D0 (sv)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7667268B2 (en) * 2002-08-14 2010-02-23 Advanced Analogic Technologies, Inc. Isolated transistor
US7825488B2 (en) 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
US7230302B2 (en) 2004-01-29 2007-06-12 Enpirion, Inc. Laterally diffused metal oxide semiconductor device and method of forming the same
US8212316B2 (en) * 2004-01-29 2012-07-03 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
US8212315B2 (en) * 2004-01-29 2012-07-03 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
US8253196B2 (en) 2004-01-29 2012-08-28 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
US8253197B2 (en) * 2004-01-29 2012-08-28 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
US8212317B2 (en) * 2004-01-29 2012-07-03 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
US8253195B2 (en) * 2004-01-29 2012-08-28 Enpirion, Inc. Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same
JP2008535235A (ja) * 2005-03-31 2008-08-28 エヌエックスピー ビー ヴィ 相補形非対称高電圧デバイス及びその製造方法
US8407634B1 (en) 2005-12-01 2013-03-26 Synopsys Inc. Analysis of stress impact on transistor performance
CN101375404A (zh) * 2005-12-19 2009-02-25 Nxp股份有限公司 具有sti区的非对称场效应半导体器件
ATE484075T1 (de) 2006-08-16 2010-10-15 Austriamicrosystems Ag Verfahren zur herstellung einer lateralen dmos- anordnung
US7575977B2 (en) * 2007-03-26 2009-08-18 Tower Semiconductor Ltd. Self-aligned LDMOS fabrication method integrated deep-sub-micron VLSI process, using a self-aligned lithography etches and implant process
US7749874B2 (en) * 2007-03-26 2010-07-06 Tower Semiconductor Ltd. Deep implant self-aligned to polysilicon gate
US20080251863A1 (en) * 2007-04-14 2008-10-16 Sheng-Yi Huang High-voltage radio-frequency power device
US7838940B2 (en) * 2007-12-04 2010-11-23 Infineon Technologies Ag Drain-extended field effect transistor
USRE45449E1 (en) * 2007-12-27 2015-04-07 Infineon Technologies Ag Power semiconductor having a lightly doped drift and buffer layer
KR101024638B1 (ko) * 2008-08-05 2011-03-25 매그나칩 반도체 유한회사 반도체 소자의 제조방법
US9484454B2 (en) 2008-10-29 2016-11-01 Tower Semiconductor Ltd. Double-resurf LDMOS with drift and PSURF implants self-aligned to a stacked gate “bump” structure
US9330979B2 (en) * 2008-10-29 2016-05-03 Tower Semiconductor Ltd. LDMOS transistor having elevated field oxide bumps and method of making same
KR20100074407A (ko) * 2008-12-24 2010-07-02 주식회사 동부하이텍 반도체 소자 및 그 제조 방법
US8299528B2 (en) * 2009-12-31 2012-10-30 Semiconductor Components Industries, Llc Transistor and method thereof
WO2012024516A2 (en) * 2010-08-18 2012-02-23 Nearbuy Systems, Inc. Target localization utilizing wireless and camera sensor fusion
CN102157384B (zh) * 2011-03-10 2016-08-17 上海华虹宏力半导体制造有限公司 晶体管的制造方法
US9817928B2 (en) 2012-08-31 2017-11-14 Synopsys, Inc. Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits
US9190346B2 (en) 2012-08-31 2015-11-17 Synopsys, Inc. Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits
JP5860161B2 (ja) * 2012-10-16 2016-02-16 旭化成エレクトロニクス株式会社 電界効果トランジスタ及び半導体装置
US9443839B2 (en) 2012-11-30 2016-09-13 Enpirion, Inc. Semiconductor device including gate drivers around a periphery thereof
US9379018B2 (en) 2012-12-17 2016-06-28 Synopsys, Inc. Increasing Ion/Ioff ratio in FinFETs and nano-wires
US8847324B2 (en) 2012-12-17 2014-09-30 Synopsys, Inc. Increasing ION /IOFF ratio in FinFETs and nano-wires
US9006820B2 (en) 2012-12-19 2015-04-14 Alpha And Omega Semiconductor Incorporated Vertical DMOS transistor
JP6130857B2 (ja) * 2013-11-27 2017-05-17 ルネサスエレクトロニクス株式会社 半導体装置
US9536938B1 (en) 2013-11-27 2017-01-03 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US10020739B2 (en) 2014-03-27 2018-07-10 Altera Corporation Integrated current replicator and method of operating the same
US9673192B1 (en) 2013-11-27 2017-06-06 Altera Corporation Semiconductor device including a resistor metallic layer and method of forming the same
US10103627B2 (en) 2015-02-26 2018-10-16 Altera Corporation Packaged integrated circuit including a switch-mode regulator and method of forming the same
CN105914179A (zh) * 2016-06-24 2016-08-31 上海华虹宏力半导体制造有限公司 Ldmos sti结构及工艺方法
US10340395B2 (en) * 2017-05-01 2019-07-02 Qualcomm Incorporated Semiconductor variable capacitor using threshold implant region
CN110610994B (zh) * 2019-07-17 2023-03-31 成都芯源系统有限公司 一种横向双扩散金属氧化物半导体场效应晶体管
CN112531026B (zh) * 2019-09-17 2022-06-21 无锡华润上华科技有限公司 横向扩散金属氧化物半导体器件及其制造方法
CN115706164A (zh) 2021-08-16 2023-02-17 联华电子股份有限公司 横向扩散金属氧化物半导体元件

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0897411A (ja) * 1994-09-21 1996-04-12 Fuji Electric Co Ltd 横型高耐圧トレンチｍｏｓｆｅｔおよびその製造方法
US5780353A (en) * 1996-03-28 1998-07-14 Advanced Micro Devices, Inc. Method of doping trench sidewalls before trench etching
US5874346A (en) * 1996-05-23 1999-02-23 Advanced Micro Devices, Inc. Subtrench conductor formation with large tilt angle implant
US6245639B1 (en) * 1999-02-08 2001-06-12 Taiwan Semiconductor Manufacturing Company Method to reduce a reverse narrow channel effect for MOSFET devices
SE519382C2 (sv) * 2000-11-03 2003-02-25 Ericsson Telefon Ab L M Integrering av självinriktade MOS-högspänningskomponenter samt halvledarstruktur innefattande sådana

Also Published As

Publication number Publication date
US20050112822A1 (en) 2005-05-26

Similar Documents

Publication Publication Date Title
SE0303099D0 (sv) Method in the fabrication of a monolithically integrated high frequency circuit
KR101009399B1 (ko) Ｌｄｍｏｓ 트랜지스터 및 그 제조방법
US9536742B2 (en) Lateral double-diffused MOSFET and fabrication method thereof
KR20050031914A (ko) 금속 산화물 반도체 장치와 그의 형성 방법 및 집적 회로
KR100924194B1 (ko) 반도체 소자 및 그 제조 방법
JP2006121074A (ja) 半導体素子及びその製造方法
TWI797590B (zh) 絕緣體上覆矽（ｓｏｉ）上的射頻（ｒｆ）放大器及其製造方法
CN102130162A (zh) Ldmos及其制造方法
KR100934790B1 (ko) 디모스 트랜지스터 및 그 제조방법
KR20090070513A (ko) 반도체 소자 및 그 제조방법
KR100928514B1 (ko) 트렌치형 트랜지스터의 제조 방법
CN104538441A (zh) 射频ldmos器件及其制造方法
KR100629605B1 (ko) 엘디모스 채널 형성 방법
KR101033411B1 (ko) 반도체 소자 및 반도체 소자의 제조 방법
TW200623415A (en) Semiconductor device and method for making same
KR100620642B1 (ko) 반도체 소자의 제조 방법
KR101592024B1 (ko) 반도체 소자 및 반도체 소자의 제조 방법
KR20070002588A (ko) 반도체 소자의 리세스 게이트 형성 방법
KR100596829B1 (ko) 반도체 소자의 트랜지스터 형성방법
KR20070078230A (ko) 반도체 소자의 트랜지스터 제조방법
KR20070079813A (ko) 반도체 소자의 리세스 게이트 형성방법
KR100905183B1 (ko) 반도체 소자의 형성 방법
KR101025923B1 (ko) 셀프 얼라인드 매몰 ｌｄｄ 확장형 고전압 트랜지스터 및그 제조 방법
KR101281152B1 (ko) 다중게이트 소자 제작 방법
KR20100111021A (ko) 반도체 소자 및 그 제조 방법