RU2469470C1 - Paraphase signal generator with control input high active level - Google Patents

Abstract

FIELD: information technology.

SUBSTANCE: paraphase signal generator with a control input high active level, having an inverter, an OR-NAND element, unary data input connected to the input of the inverter, a control input connected the input of the second group of OR inputs of the OR-NAND element, and two data output components; the input of the inverter is connected the second input of the first group of OR inputs of the OR-NAND element; the output of the inverter is connected to the first input of the first group of OR inputs of the OR-NAND element, wherein the circuit includes two NOR elements; the first inputs of the first and second NOR elements are connected to the output and the input of the inverter, respectively; the second inputs of the first and second NOR elements are connected to the output of the OR-NAND element, and outputs of the first and second NOR elements form generate a paraphase signal and are connected to the first and second components of the data output of the generator, respectively.

EFFECT: self-synchronised design of the paraphase signal generator with a control input high active level, which guarantees operation of the generator for any delays of its components.

1 dwg

Description

A paraphase signal generator with a high active level of control input refers to pulse and computer technology and can be used to build self-synchronous combination, trigger, register and computing devices, and digital information processing systems.

Known multi-bit scheme for converting a unary information signal to a paraphase [1] (Automatic control of asynchronous processes in computers and discrete systems. Edited by V.I. Varshavsky. - M .: Nauka, 1986. - 400 p. (Fig. 11.19)) containing the elements AND-OR-NOT, AND-NOT, inverters and a hysteresis trigger.

A disadvantage of the known device is the large complexity of the circuit and the associated low speed.

The closest to the proposed solution in technical essence and adopted as a prototype is a self-synchronous single-cycle D-flip-flop with a high active level of the control signal [2] (Patent No. 2362266 RU. Published: July 20, 2009 Bull. No. 20. IPC H03K 3 / 00), containing the inverter, the element OR-AND-NOT, a bistable cell on the elements OR-AND-NOT and the indicator element OR-AND-NOT.

The disadvantage of the prototype is the formation of a biphasic code at the information output, which is the output of a bistable cell, which does not allow using the prototype as a receiver of a unary information signal at the input of a combinational self-synchronous circuit.

The aim of the present invention is to provide a self-synchronous implementation of a paraphase signal shaper with a high active control input level, guaranteeing the shaper operability at any delays of its constituent elements.

This goal is achieved due to the fact that in the shaper containing the inverter, the OR-AND-NOT element, the information unary input connected to the inverter input, the control input connected to the input of the second group of inputs OR of the OR-AND-AND element, and two components information output, the inverter input is connected to the second input of the first group of inputs OR of the OR-AND-NOT element, the inverter output is connected to the first input of the first group of inputs OR of the OR-AND-NOT element, two OR-NOT elements are introduced, the first inputs of the first and second elements OR NOT connected s with the output and input of the inverter, respectively, the second inputs of the first and second elements OR-NOT connected to the output of the element OR-AND-NOT, and the outputs of the first and second elements OR-NOT form a phase signal and connected to the first and second components of the information output of the shaper, respectively .

The proposed device meets the criterion of "significant differences". The use of an OR-AND-NOT element and an inverter as an input unit when implementing a self-synchronous single-cycle D-trigger with a unary information input is known. However, their use in this case allowed to achieve the effect expressed by the purpose of the invention.

Since the introduced structural connections in similar technical solutions are unknown, the device can be considered to have significant differences.

The concept of "paraphase" used in the text of this application is defined as follows. A signal is considered to be paraphase, represented by two components - a pair of variables {X, XB}, which in the active phase have mutually inverse values: {X = 0, XB = 1} or {X = 1, XB = 0}. The transition of a paraphase signal from one static operating state to the opposite operating state can be carried out in two ways.

The first method suggests the use of a paraphase signal with a spacer: when the transition to the next operating state is necessarily preceded by the transition to the third static state - the spacer (non-operational state or blanking state). If the state {1,1} is used, then they say that a paraphase signal with a single spacer is used, and if the state is {0,0}, then a paraphase signal with a zero spacer is used. The spacer state is a static state, the installation of which in self-synchronous circuitry should be fixed by the indicator of the end of the transition process, in this case, the end of the installation of the spacer state.

The second method suggests the use of a paraphase signal without a spacer. In this case, the transition from one working static state to another is carried out through a dynamic (short-term) state: {1,1} or {0,0}, - called a transit state.

In the materials of this application, we are talking about the formation of a paraphase signal with a zero spacer at the output of the converter, in the future - just a paraphase signal.

A unary signal is an ordinary single information signal having two possible values: 0 or 1. The input for controlling the switching to the state "1" reflects the fact that a new value appears on the information unary input, which may also coincide with the previous value.

Figure 1 shows a diagram of a paraphase signal driver with a high active control input level.

The driver circuit contains an inverter 1, an OR-AND-NOT 2 element, OR-NOT 3-4 elements, an information unary input 5, a control input 6, the first 7 and second 8 components of the paraphase output, the information unary input 5 is connected to the input of the inverter 1, to the second input of the first group of inputs OR element OR-AND-NOT 2 and the first input of the second element OR-NOT 4, the output of the inverter 1 is connected to the first input of the first element OR-NOT 3 and the first input of the first group of inputs OR , the control input 6 is connected to the input of the second group of inputs OR element OR-AND-NOT 2, in the output of which is connected to the second inputs of the first 3 and second 4 OR-NOT elements, the outputs of the first 3 and second 4 OR-NOT elements are connected to the first 7 and second 8 components of the paraphase output of the shaper, respectively.

The scheme works as follows. In the initial state, when the control input 6 is inactive (low logic level), the output of element 2 is in the logical state “1” and both components of the paraphase output 7 and 8 are in the state “0” (in the spacer). The appearance at the information unary input 5 of a new value is confirmed by applying to the control input 6 active high level. The output of element 2 switches to the logical “0” state, thereby allowing the translation of the value of the unary information input and its inversion to the outputs of elements 3 and 4. If at the same time the information input 5 is low, element 3 will remain in the state “0”, and the element 4 will switch to state "1". If the information input 5 is high, element 3 will switch to state "1", and element 4 will remain in state "0".

At first glance, the use of the OR-AND-NOT element is redundant, since, from the point of view of Boolean algebra, the function it performs is simplified to invert the control input due to the fact that the inputs of the first group of OR inputs are mutually inverse signals. However, it is precisely this use of the OR-AND-NOT element that ensures the self-synchronization of the proposed shaper circuit.

The features of this scheme compared with the prototype are as follows.

The information output is paraphase with a zero spacer, which allows the driver to be used as an interface element between a synchronous circuit and a self-synchronous combinational circuit. The para-phase output of the shaper by its state indicates the end of transient processes in the shaper circuit at any phase of its operation, ensuring its self-synchronization.

Thus, the proposed device provides self-synchronous operation of the paraphase signal driver with a high active level of control input. The objective of the invention is achieved.

Information sources

[1] Automatic control of asynchronous processes in computers and discrete systems. Ed. V.I. Warsaw. - M .: Nauka, 1986 .-- 400 p. (Fig. 11.19).

[2] Patent No. 2362266 RU. Published: July 20, 2009 Byul. No. 20. IPC H03K 3/00 (Fig. 1).

Claims (1)

A paraphase signal generator with a high active level of the control input, comprising an inverter, an OR-AND-NOT element, an information unary input connected to the inverter input, a control input connected to the input of the second group of inputs OR of an OR-AND-NOT element, and two information components output, the inverter input is connected to the second input of the first group of inputs OR of the OR-AND-NOT element, the inverter output is connected to the first input of the first group of inputs OR of the OR-AND-NOT element, characterized in that two OR-NOT elements are introduced into the circuit, the first in The first and second OR-NOT elements are connected to the inverter output and input, respectively, the second inputs of the first and second OR-NOT elements are connected to the output of the OR-AND-NOT element, and the outputs of the first and second OR-NOT elements form a paraphase signal and are connected to the first and second components of the information output of the shaper, respectively.