[go: up one dir, main page]

PL398149A1 - Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT - Google Patents

Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT

Info

Publication number
PL398149A1
PL398149A1 PL398149A PL39814912A PL398149A1 PL 398149 A1 PL398149 A1 PL 398149A1 PL 398149 A PL398149 A PL 398149A PL 39814912 A PL39814912 A PL 39814912A PL 398149 A1 PL398149 A1 PL 398149A1
Authority
PL
Poland
Prior art keywords
hemt transistor
thickness
heterostructure
layer
production method
Prior art date
Application number
PL398149A
Other languages
English (en)
Inventor
Piotr Caban
Włodzimierz Strupiński
Original Assignee
Isos Technologies Sarl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Isos Technologies Sarl filed Critical Isos Technologies Sarl
Priority to PL398149A priority Critical patent/PL398149A1/pl
Priority to PCT/EP2013/053067 priority patent/WO2013120990A1/en
Publication of PL398149A1 publication Critical patent/PL398149A1/pl

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/602—Heterojunction gate electrodes for FETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

Przedmiotem wynalazku jest heterostruktura tranzystora HEMT, obejmujaca podloze i warstwe buforowa, charakteryzuje sie tym, ze obejmuje kolejno nastepujace warstwy: (1) warstwa pasywujaca/podkontaktowa GaN o grubosci 3 nm, (2) warstwa bariery c): AlxGa1-xN 0.15 < x < 0.5, grubosc 3-5 nm, (3) warstwa bariery b): InxAl1-xN 0.05 < x < 0.3, grubosc 2-15 nm, (4) warstwa bariery a): AlxGa1-xN 0.15 <x < 0.4, grubosc 3-15 nm, (5) korzystnie warstwa AIN, grubosc 0-2 nm, (6) warstwa GaN, grubosc 1000-3000 nm, (7) warstwa buforowa, (8) podloze, korzystnie z SiC, Al2O3, Si lub 3C-SiC. Wynalazek obejmuje takze sposób wytwarzania takiej heterostruktury tranzystora HEMT przez epitaksje na podlozu.
PL398149A 2012-02-17 2012-02-17 Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT PL398149A1 (pl)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PL398149A PL398149A1 (pl) 2012-02-17 2012-02-17 Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT
PCT/EP2013/053067 WO2013120990A1 (en) 2012-02-17 2013-02-15 Hemt heterostructure and a method of hemt manufacturing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PL398149A PL398149A1 (pl) 2012-02-17 2012-02-17 Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT

Publications (1)

Publication Number Publication Date
PL398149A1 true PL398149A1 (pl) 2013-08-19

Family

ID=47901946

Family Applications (1)

Application Number Title Priority Date Filing Date
PL398149A PL398149A1 (pl) 2012-02-17 2012-02-17 Heterostruktura tranzystora HEMT i sposób wytwarzania heterostruktury tranzystora HEMT

Country Status (2)

Country Link
PL (1) PL398149A1 (pl)
WO (1) WO2013120990A1 (pl)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018196948A1 (en) * 2017-04-24 2018-11-01 Swegan Ab Interlayer barrier

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5135686B2 (ja) * 2005-03-23 2013-02-06 住友電気工業株式会社 Ｉｉｉ族窒化物半導体素子
US20080067549A1 (en) * 2006-06-26 2008-03-20 Armin Dadgar Semiconductor component
JP5906004B2 (ja) * 2007-11-19 2016-04-20 ルネサスエレクトロニクス株式会社 電界効果トランジスタおよびその製造方法

Also Published As

Publication number Publication date
WO2013120990A1 (en) 2013-08-22

Similar Documents

Publication Publication Date Title
SG145706A1 (en) Method and structure for fabricating iii-v nitride layers on silicon substrates
TW200707799A (en) Bonded intermediate substrate and method of making same
DE112019002606A5 (de) Injektor aus silizium für die halbleiterindustrie
JP2011082494A5 (pl)
TW200723521A (en) Metal oxide semiconductor devices and film structures and methods
WO2011084269A3 (en) Stress compensation for large area gallium nitride or other nitride-based structures on semiconductor substrates
SG143126A1 (en) Method of manufacturing a semiconductor heterostructure
WO2011094059A3 (en) Low leakage gan mosfet
WO2009001888A1 (ja) 電界効果トランジスタ、ならびに、該電界効果トランジスタの作製に供される多層エピタキシャル膜
FR2984599B1 (fr) Procede de fabrication d&#39;un micro- ou nano- fil semiconducteur, structure semiconductrice comportant un tel micro- ou nano- fil et procede de fabrication d&#39;une structure semiconductrice
TW200636983A (en) Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
TW201614083A (en) Method for forming nitride semiconductor layer and method for manufacturing semiconductor device
SG179158A1 (en) Composition and method for polishing bulk silicon
PH12015501774A1 (en) Solar control glazing
MY204823A (en) Heteroepitaxial wafer and method for producing a heteroepitaxial wafer
WO2012071272A3 (en) Layer structures for controlling stress of heteroepitaxially grown iii-nitride layers
TW200802958A (en) Group III-nitride semiconductor thin film, method for fabricating the same, and group III-nitride semiconductor light emitting device
TW200620715A (en) Semiconductor light emitting devices with graded composition light emitting layers
EP3780069A4 (en) POLISHING COMPOSITION FOR GALLIUM COMPOUND SEMICONDUCTOR SUBSTRATE
JP2013008938A5 (pl)
WO2014064264A3 (fr) Dispositif electronique a nanofil(s) muni d&#39;une couche tampon en metal de transition, procede de croissance d&#39;au moins un nanofil, et procede de fabrication d&#39;un dispositf
WO2013188574A3 (en) Multilayer substrate structure
WO2007033312A3 (en) Process for manufacture of super lattice using alternating high and low temperature layers to block parasitic current path
EP3879583A4 (en) GROUP III NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE AND MANUFACTURING METHOD THEREOF
WO2009136718A3 (ko) 반도체 소자 및 그 제조방법