[go: up one dir, main page]

KR970049517A - Data Transfer Method of ISDN Board in High Speed Medium Computers - Google Patents

Data Transfer Method of ISDN Board in High Speed Medium Computers Download PDF

Info

Publication number
KR970049517A
KR970049517A KR1019950069179A KR19950069179A KR970049517A KR 970049517 A KR970049517 A KR 970049517A KR 1019950069179 A KR1019950069179 A KR 1019950069179A KR 19950069179 A KR19950069179 A KR 19950069179A KR 970049517 A KR970049517 A KR 970049517A
Authority
KR
South Korea
Prior art keywords
board
kernel
isdn
high speed
processor
Prior art date
Application number
KR1019950069179A
Other languages
Korean (ko)
Other versions
KR0171769B1 (en
Inventor
김세일
Original Assignee
유기범
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 유기범, 대우통신 주식회사 filed Critical 유기범
Priority to KR1019950069179A priority Critical patent/KR0171769B1/en
Publication of KR970049517A publication Critical patent/KR970049517A/en
Application granted granted Critical
Publication of KR0171769B1 publication Critical patent/KR0171769B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)

Abstract

본 발명은 고속 중형컴퓨터에 있어서 ISDN보드의 데이터 전달방법에 관한 것으로, 시스템 버스에 프로세서들과 공유 메모리와 입출력제어보드들이 공통으로 연결되어 있고, 상기 입출력보드들에 입출력버스를 통해 적어도 하나 이상의 ISDN보드가 연결된 다중 프로세서 시스템에 있어서, 상기 IOP커널(32)과 ISDN보드(33) 사이에 논리적인 세어드 메모리 버퍼(40)를 구현하고, 상기 IOP커널(32)과 프로세서 커널(31) 사이에 상기 세어드 메모리 버퍼의 미러구조(41)를 구현하여 상기 IOP커널에 트랜스페어런트하게 ISDN보드와 프로세서 커널간에 데이터를 전달할 수 있다.The present invention relates to a data transfer method of an ISDN board in a high speed medium computer, wherein a processor, a shared memory, and an input / output control board are commonly connected to a system bus, and at least one ISDN is connected to the input / output board through an input / output bus. In a multi-processor system connected to a board, a logical protected memory buffer 40 is implemented between the IOP kernel 32 and the ISDN board 33, and between the IOP kernel 32 and the processor kernel 31. The mirror structure 41 of the memory buffer may be implemented to transfer data between the ISDN board and the processor kernel transparently to the IOP kernel.

Description

고속 중형컴퓨터에 있어서 ISDN보드의 데이터 전달방법Data Transfer Method of ISDN Board in High Speed Medium Computers

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명에 따라 ISDN보드의 데이터를 시스템으로 전달하는 방법의 개념도.3 is a conceptual diagram of a method for transferring data from an ISDN board to a system in accordance with the present invention.

Claims (1)

시스템 버스에 프로세서들과 공유 메모리와 입출력제어보드들이 공통으로 연결되어 있고, 상기 입출력보드들에 입출력버스를 통해 적어도 하나 이상의 ISDN보드가 연결된 다중 프로세서 시스템에 있어서, 상기 입출력제어커널(32)과 ISDN보드(33) 사이에 논리적인 세어드 메모리 버퍼(40)를 구현하고, 상기 입출력제어커널(32)과 프로세서 커널(31) 사이에 상기 세어드 메모리 버퍼의 미러구조(41)를 구현하여 상기 입출력제어커널에 트랜스페어런트하게 ISDN보드와 프로세서 커널간에 데이터를 전달할 수 있는 것을 특징으로 하는 고속 중형컴퓨터에서 있어서 ISDN보드의 데이터 전달방법.In a multiprocessor system in which processors, a shared memory, and an I / O control board are commonly connected to a system bus, and at least one ISDN board is connected to the I / O board through an I / O bus, the I / O control kernel 32 and the ISDN A logical memory buffer 40 is implemented between the boards 33, and a mirror structure 41 of the memory memory buffer is implemented between the input / output control kernel 32 and the processor kernel 31. A method of transferring data to an ISDN board in a high speed medium-size computer, characterized by being able to transfer data between the ISDN board and the processor kernel transparently to the control kernel. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950069179A 1995-12-30 1995-12-30 Data Transfer Method of ISDN Board in High Speed Medium Computers KR0171769B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950069179A KR0171769B1 (en) 1995-12-30 1995-12-30 Data Transfer Method of ISDN Board in High Speed Medium Computers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950069179A KR0171769B1 (en) 1995-12-30 1995-12-30 Data Transfer Method of ISDN Board in High Speed Medium Computers

Publications (2)

Publication Number Publication Date
KR970049517A true KR970049517A (en) 1997-07-29
KR0171769B1 KR0171769B1 (en) 1999-03-30

Family

ID=19448330

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950069179A KR0171769B1 (en) 1995-12-30 1995-12-30 Data Transfer Method of ISDN Board in High Speed Medium Computers

Country Status (1)

Country Link
KR (1) KR0171769B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20000065846A (en) * 1999-04-09 2000-11-15 구자홍 Method for zero-copy between kernel and user in operating system

Also Published As

Publication number Publication date
KR0171769B1 (en) 1999-03-30

Similar Documents

Publication Publication Date Title
KR960032172A (en) Computer systems
SE9101325L (en) PROCEDURE TO INCREASE DATA PROCESSING RATE IN COMPUTER SYSTEM
KR910003498A (en) Microprocessor
ES2144488T3 (en) DATA PROCESSING SYSTEM USING ANTI-MEMORY COHERENCE USING A SCRUTINY PROTOCOL.
NO922092L (en) PC WITH LOCAL BUSH ARBITRATION
KR970049517A (en) Data Transfer Method of ISDN Board in High Speed Medium Computers
CA2081913A1 (en) Method and apparatus for managing page zero memory accesses in a multi-processor system
EP0164972A3 (en) Shared memory multiprocessor system
KR960018958A (en) Main Memory Access Device Using Data Buffer When Performing Atomic Instruction in Multiprocessor System
KR950015104A (en) How to support indivisible cycle using bus monitor
SE9203016D0 (en) SIGNAL PROCESSING SYSTEM WITH DELATED COMPUTERS
KR940009853A (en) Bus Operation Control Method for Cache Aggregation of Travel Computing Network System (TICOM)
KR910018918A (en) How to Program Subprocessors in RAM in Multiprocessor Systems
KR100216255B1 (en) Interface Processing Circuit of Multiprocessor System
KR930023847A (en) Parallel processor system
EP0334624A3 (en) Microcoded computer system
KR920008614A (en) Dual-Bus Architecture in Multiprocessor Systems
KR920010472A (en) Tolerant system with multi skin
KR940000990A (en) Multiprocessor System with Bus Handler
KR950020134A (en) Cache Memory Control in Multiprocessor Systems
KR950024080A (en) Cache Data Transmitter in Multiprocessor System
KR950012222A (en) Cache Memory Sharing Dual Processor Board
KR950022425A (en) Communication Processor Board capable of DMA
KR940015844A (en) Fast online backup on fast medium computers
KR950020100A (en) How to Display Message of Operating System Kernel Using Shared Memory

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19951230

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951230

Comment text: Request for Examination of Application

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980727

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19981021

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19981021

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20020813