KR970024473A - Multiple power system - Google Patents
Multiple power system Download PDFInfo
- Publication number
- KR970024473A KR970024473A KR1019950038996A KR19950038996A KR970024473A KR 970024473 A KR970024473 A KR 970024473A KR 1019950038996 A KR1019950038996 A KR 1019950038996A KR 19950038996 A KR19950038996 A KR 19950038996A KR 970024473 A KR970024473 A KR 970024473A
- Authority
- KR
- South Korea
- Prior art keywords
- input
- multiple power
- semiconductor devices
- present
- power
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 9
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
본 발명은 다중전원을 이용한 시스템에 관해 게시한다. 본 발명의 구성은 전원장치와 축전지를 이용하여 반도체장치들에 전원을 공급하는 다중전원을 이용한 시스템에 있어서, 상기 반도체장치들 중 일부의 반도체장치의 입력패드에 전원의 모우드를 선택할 수 있는 버퍼회로를 하나의 입력으로 하고 외부 반도체장치의 출력을 또 다른 입력으로 하는 복수개의 논리회로로 구성되어 있다. 상기 본 발명에 의하여 축전지의 수명을 연장시킬 수 있다.The present invention relates to a system using multiple power sources. According to an aspect of the present invention, in a system using multiple power sources for supplying power to semiconductor devices using a power supply device and a storage battery, a buffer circuit capable of selecting a mode of power to an input pad of a semiconductor device of some of the semiconductor devices Is composed of a plurality of logic circuits with one input and the output of an external semiconductor device as another input. According to the present invention can extend the life of the battery.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 종래의 다중전원을 이용한 시스템의 반도체 장치간 연결상태를 도시한 도면,1 is a diagram illustrating a connection state between semiconductor devices of a system using a conventional multiple power source;
제2도는 본 발명에 의한 다중전원을 이용한 시스템의 반도체 장치간 연결상태를 도시한 도면.2 is a diagram illustrating a connection state between semiconductor devices of a system using multiple power sources according to the present invention.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950038996A KR970024473A (en) | 1995-10-31 | 1995-10-31 | Multiple power system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950038996A KR970024473A (en) | 1995-10-31 | 1995-10-31 | Multiple power system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR970024473A true KR970024473A (en) | 1997-05-30 |
Family
ID=66584332
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019950038996A KR970024473A (en) | 1995-10-31 | 1995-10-31 | Multiple power system |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR970024473A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100765367B1 (en) * | 2005-12-26 | 2007-10-09 | 전자부품연구원 | Multi-power sensing circuit |
-
1995
- 1995-10-31 KR KR1019950038996A patent/KR970024473A/en not_active Application Discontinuation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100765367B1 (en) * | 2005-12-26 | 2007-10-09 | 전자부품연구원 | Multi-power sensing circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| BR0111865A (en) | Double-acting counter regulator | |
| KR920000072A (en) | Semiconductor integrated circuit | |
| KR940010463A (en) | Charge pumps operate on low voltage power supplies | |
| KR900013380A (en) | Voltage control circuit | |
| KR840006880A (en) | Power system | |
| TW344133B (en) | Semiconductor memory | |
| KR960018901A (en) | How to form a feedback latch and a feedback action on the feedback latch | |
| KR940012618A (en) | Semiconductor integrated circuit device | |
| KR970049453A (en) | Static and Dynamic Full Adder with N-MOS | |
| KR970063275A (en) | Semiconductor Integrated Circuits and Circuit Devices Using the Same | |
| KR920007913A (en) | Elevator monitoring and control device | |
| KR920008765A (en) | Semiconductor integrated circuit | |
| TW200520386A (en) | Input stage for mixed-voltage-tolerant buffer without leakage issue | |
| KR970024473A (en) | Multiple power system | |
| KR960042745A (en) | Semiconductor memory device having a versatile pad having a plurality of switching means | |
| KR970028938A (en) | Modem device with external reset circuit | |
| DE59800692D1 (en) | CONTROL CIRCUIT FOR NON-VOLATILE SEMICONDUCTOR MEMORY ARRANGEMENT | |
| BR9913346A (en) | Synchronized integrated semiconductor circuit | |
| KR960036328A (en) | Input circuit of dry level signal of semiconductor memory device | |
| KR970053968A (en) | ESD Protection Structure of Semiconductor Device with Multiple Power Supplies | |
| KR100244464B1 (en) | Clock generator | |
| KR970023367A (en) | Data input / output mode converter of semiconductor memory device | |
| KR920001854A (en) | Output circuit device | |
| KR940012389A (en) | Operation mode selection circuit of semiconductor memory device | |
| KR970030675A (en) | Custom semiconductor device with built-in memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19951031 |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |