KR970003930A - 반도체장치 및 그 제조방법 - Google Patents
반도체장치 및 그 제조방법 Download PDFInfo
- Publication number
- KR970003930A KR970003930A KR1019960023034A KR19960023034A KR970003930A KR 970003930 A KR970003930 A KR 970003930A KR 1019960023034 A KR1019960023034 A KR 1019960023034A KR 19960023034 A KR19960023034 A KR 19960023034A KR 970003930 A KR970003930 A KR 970003930A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- electrode
- semiconductor device
- manufacturing
- dielectric constant
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 9
- 238000004519 manufacturing process Methods 0.000 title claims abstract 5
- 239000013078 crystal Substances 0.000 claims abstract description 4
- 238000005245 sintering Methods 0.000 claims abstract 2
- 239000003990 capacitor Substances 0.000 claims description 8
- 239000000758 substrate Substances 0.000 claims 3
- 239000002245 particle Substances 0.000 claims 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 1
- 229910052760 oxygen Inorganic materials 0.000 claims 1
- 239000001301 oxygen Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02356—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the morphology of the insulating layer, e.g. transformation of an amorphous layer into a crystalline layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/62—Capacitors having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/682—Capacitors having no potential barriers having dielectrics comprising perovskite structures
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Ceramic Capacitors (AREA)
Abstract
Description
Claims (2)
- 집적회로가 형성된 지지기판과, 그 지지기판의 상부면에 선택적으로 형성된 제1의 전극과, 그 제1의 전극의 상부면에 형성된 고유전율유전체로 이루어진 용량절연막과, 그 용량절연막의 상부면에 상기 제1의 전극과 접촉하지 않도록 형성된 제2의 전극으로 이루어진 용량소자를 내장한 반도체장치에 있어서, 상기 고유전율유전체로 이루어진 용량절연막의 결정입자의 평균입자직경이 5~20nm의 범위에 있고 그 평균입자직경에 있어서의 이자직경의 분포가 표준편차로 3nm이내인 용량절연막을 가진 용량소자를 구비한 것을 특징으로 하는 반도체장치.
- 집적회로가 형성된 지지기판의 상부면에 선택적으로 제1의 전극을 형성하고, 그 제1의 전극의 상부면에 고유전율유전체를 피복한 후 산소분위기속에서 0.1~10℃/분의 범위의 어느 하나의 승온레이트로 소결온도까지 상승시켜서 고유전율유전체를 결정화시키고, 용량절연막을 형성한 후, 그 용량절연막의 상부면에 상기 제1의 전극과 접촉하지 않도록 제2의 전극을 형성하는 것을 특징으로 하는 반도체장치의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP95-155921 | 1995-06-22 | ||
JP07155921A JP3135483B2 (ja) | 1995-06-22 | 1995-06-22 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970003930A true KR970003930A (ko) | 1997-01-29 |
KR100240819B1 KR100240819B1 (ko) | 2000-01-15 |
Family
ID=15616428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960023034A KR100240819B1 (ko) | 1995-06-22 | 1996-06-22 | 반도체장치 및 그 제조방법 |
Country Status (6)
Country | Link |
---|---|
US (2) | US5828098A (ko) |
EP (1) | EP0755070B1 (ko) |
JP (1) | JP3135483B2 (ko) |
KR (1) | KR100240819B1 (ko) |
CN (1) | CN1082718C (ko) |
DE (1) | DE69625132T2 (ko) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2338962B (en) * | 1996-06-19 | 2000-11-29 | Nec Corp | Thin film formation method |
JP3022328B2 (ja) * | 1996-06-19 | 2000-03-21 | 日本電気株式会社 | 薄膜形成方法 |
KR100275121B1 (ko) * | 1997-12-30 | 2001-01-15 | 김영환 | 강유전체 캐패시터 제조방법 |
KR100277845B1 (ko) * | 1998-01-14 | 2001-02-01 | 김영환 | 비휘발성강유전체메모리소자및그제조방법 |
TW404021B (en) | 1998-04-09 | 2000-09-01 | Hitachi Ltd | Semiconductor memory device and manufacturing method thereof |
JP2000236075A (ja) * | 1999-02-12 | 2000-08-29 | Sony Corp | 誘電体キャパシタの製造方法および半導体記憶装置の製造方法 |
JP2002170938A (ja) * | 2000-04-28 | 2002-06-14 | Sharp Corp | 半導体装置およびその製造方法 |
JP2004031728A (ja) * | 2002-06-27 | 2004-01-29 | Matsushita Electric Ind Co Ltd | 記憶装置 |
JP4811551B2 (ja) * | 2003-03-26 | 2011-11-09 | セイコーエプソン株式会社 | 強誘電体膜の製造方法および強誘電体キャパシタの製造方法 |
US7015564B2 (en) * | 2003-09-02 | 2006-03-21 | Matsushita Electric Industrial Co., Ltd. | Capacitive element and semiconductor memory device |
JP2005294314A (ja) * | 2004-03-31 | 2005-10-20 | Tdk Corp | 積層セラミックコンデンサ |
EP1693840A1 (en) * | 2005-02-17 | 2006-08-23 | Samsung Electronics Co., Ltd. | Data recording medium including ferroelectric layer and method of manufacturing the same |
TWI316746B (en) | 2006-10-03 | 2009-11-01 | Macronix Int Co Ltd | Non-volatile memory and method of manufacturing the same |
KR102613029B1 (ko) * | 2018-10-17 | 2023-12-12 | 삼성전자주식회사 | 커패시터 구조물 및 이를 구비하는 반도체 소자 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4466177A (en) * | 1983-06-30 | 1984-08-21 | International Business Machines Corporation | Storage capacitor optimization for one device FET dynamic RAM cell |
JPH04206872A (ja) * | 1990-11-30 | 1992-07-28 | Matsushita Electric Ind Co Ltd | 半導体装置 |
US5514822A (en) * | 1991-12-13 | 1996-05-07 | Symetrix Corporation | Precursors and processes for making metal oxides |
JP3206105B2 (ja) * | 1992-06-09 | 2001-09-04 | セイコーエプソン株式会社 | 誘電体素子の製造方法及び半導体記憶装置 |
JPH0629462A (ja) * | 1992-07-07 | 1994-02-04 | Fujitsu Ltd | 誘電体薄膜の形成方法 |
JPH0777237B2 (ja) * | 1993-01-04 | 1995-08-16 | 日本電気株式会社 | 半導体記憶装置及びその製造方法 |
US5883781A (en) * | 1995-04-19 | 1999-03-16 | Nec Corporation | Highly-integrated thin film capacitor with high dielectric constant layer |
KR100209748B1 (ko) * | 1996-01-10 | 1999-07-15 | 구본준 | 반도체 장치의 축전기 제조방법 |
US5930639A (en) * | 1996-04-08 | 1999-07-27 | Micron Technology, Inc. | Method for precision etching of platinum electrodes |
-
1995
- 1995-06-22 JP JP07155921A patent/JP3135483B2/ja not_active Expired - Fee Related
-
1996
- 1996-06-20 US US08/667,913 patent/US5828098A/en not_active Expired - Fee Related
- 1996-06-21 CN CN96107136A patent/CN1082718C/zh not_active Expired - Fee Related
- 1996-06-21 DE DE69625132T patent/DE69625132T2/de not_active Expired - Fee Related
- 1996-06-21 EP EP96110025A patent/EP0755070B1/en not_active Expired - Lifetime
- 1996-06-22 KR KR1019960023034A patent/KR100240819B1/ko not_active IP Right Cessation
-
1998
- 1998-07-24 US US09/122,492 patent/US6033920A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0755070A3 (en) | 1997-08-13 |
CN1148262A (zh) | 1997-04-23 |
US6033920A (en) | 2000-03-07 |
US5828098A (en) | 1998-10-27 |
JPH098246A (ja) | 1997-01-10 |
EP0755070A2 (en) | 1997-01-22 |
CN1082718C (zh) | 2002-04-10 |
DE69625132T2 (de) | 2003-10-09 |
EP0755070B1 (en) | 2002-12-04 |
KR100240819B1 (ko) | 2000-01-15 |
DE69625132D1 (de) | 2003-01-16 |
JP3135483B2 (ja) | 2001-02-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970003930A (ko) | 반도체장치 및 그 제조방법 | |
KR100268643B1 (ko) | 용량소자 및 이것의 제조방법 | |
ES2181679T3 (es) | Condensador variable con la tension. | |
US20020136664A1 (en) | Absolute humidity sensor | |
EP1229569A3 (en) | Capacitor semiconductor device comprising the same and method of fabricating thereof | |
KR960012366A (ko) | 용량성 구조 및 그와 유전성막의 형성 방법 | |
KR100935263B1 (ko) | 베이스 금속 전극 위의 금속 산화 세라믹 박막 장치 및 그 장치를 포함하는 커패시터의 형성 방법 | |
JPH07302888A (ja) | 半導体集積回路コンデンサおよびその電極構造 | |
US6599807B2 (en) | Method for manufacturing capacitor of semiconductor device having improved leakage current characteristics | |
KR100192856B1 (ko) | Mim장치 제조방법 및 그 장치를 내장한 액정표시장치 | |
EP0949682A3 (en) | Ferroelectric memory device with improved ferroelectric capacitor characteristics | |
US5164850A (en) | Liquid crystal device including tantalum nitride with specific nitriding ratio | |
EP1113498A3 (en) | Voltage variable capacitor with improved c-v linearity | |
CN1148263A (zh) | 半导体器件的制造方法 | |
JPS5814537A (ja) | 半導体装置の製造方法 | |
KR100215791B1 (ko) | 커패시터 구조 | |
JPH0620874A (ja) | 可変静電容量素子 | |
KR100272268B1 (ko) | 반도체소자 및 그 제조 방법 | |
KR100224676B1 (ko) | 반도체장치의 커패시터 제조방법 | |
JPH11330391A (ja) | 容量素子およびその製造方法 | |
US6737282B2 (en) | Method for producing a single integrated device containing a plurality of passive elements | |
US7365020B2 (en) | Method for etching upper metal of capacitator | |
JPH06325968A (ja) | 薄膜電気素子 | |
JPH08327446A (ja) | 焦電型赤外線検知素子およびその製造方法 | |
CN102820420A (zh) | Bst薄膜经时击穿的调控方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19960622 |
|
PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19960622 Comment text: Request for Examination of Application |
|
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 19990128 Patent event code: PE09021S01D |
|
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19990917 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19991029 Patent event code: PR07011E01D |
|
PR1002 | Payment of registration fee |
Payment date: 19991030 End annual number: 3 Start annual number: 1 |
|
PG1601 | Publication of registration | ||
PR1001 | Payment of annual fee |
Payment date: 20021025 Start annual number: 4 End annual number: 4 |
|
PR1001 | Payment of annual fee |
Payment date: 20031023 Start annual number: 5 End annual number: 5 |
|
PR1001 | Payment of annual fee |
Payment date: 20041025 Start annual number: 6 End annual number: 6 |
|
PR1001 | Payment of annual fee |
Payment date: 20051025 Start annual number: 7 End annual number: 7 |
|
FPAY | Annual fee payment |
Payment date: 20061026 Year of fee payment: 8 |
|
PR1001 | Payment of annual fee |
Payment date: 20061026 Start annual number: 8 End annual number: 8 |
|
LAPS | Lapse due to unpaid annual fee | ||
PC1903 | Unpaid annual fee |
Termination category: Default of registration fee Termination date: 20080910 |