[go: up one dir, main page]

KR960001994A - State Allocation Method for Stable Bus Arbitration Information - Google Patents

State Allocation Method for Stable Bus Arbitration Information Download PDF

Info

Publication number
KR960001994A
KR960001994A KR1019940012743A KR19940012743A KR960001994A KR 960001994 A KR960001994 A KR 960001994A KR 1019940012743 A KR1019940012743 A KR 1019940012743A KR 19940012743 A KR19940012743 A KR 19940012743A KR 960001994 A KR960001994 A KR 960001994A
Authority
KR
South Korea
Prior art keywords
state
arbitration
allocation method
information
bus arbitration
Prior art date
Application number
KR1019940012743A
Other languages
Korean (ko)
Other versions
KR970002399B1 (en
Inventor
모상만
원철호
신상석
윤석한
Original Assignee
양승택
재단법인한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인한국전자통신연구소 filed Critical 양승택
Priority to KR1019940012743A priority Critical patent/KR970002399B1/en
Publication of KR960001994A publication Critical patent/KR960001994A/en
Application granted granted Critical
Publication of KR970002399B1 publication Critical patent/KR970002399B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

본 발명은 다중프로세서 컴퓨터시스템에서 프로세서간 인터럼트를 전송하는 기능을 다중프로세서 인터럽트 요청기에서 안정적인 버스중재 정보, 구동을 위한 상태할당 방법에 관한 것으로서, 프로세서간 인터럽트의 전송을 위하여 인터럽트, 버스의 사용권을 얻는 중재과정에서 인터럽트 버스중재 정보를 글리치(glitch)없이 안정적으로 구동하기 위하여 다섯 단계의 중재고정을 나타내는 각 상태 사이에서 천이가 일어 나는 전후 상태의 코드가 오직 한 비트만 다르게 상태를 할당하는 방법을 재공한다.The present invention relates to a method for allocating inter-processor intermittents in a multiprocessor computer system with stable bus arbitration information and a state allocation method for driving the multiprocessor interrupt requester. In the arbitration process, the code in the state before and after the transition between each state representing five stages of arbitration to reliably drive the interrupt bus mediation information without glitch allocates states only one bit differently. Provide for.

Description

안정적인 버스 중재정보 구동을 위한 상태 할당방법(State assignment for stable drive of bus arbitration information)State assignment for stable drive of bus arbitration information

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명에 있어서 다중프로세서 인터럽트 요청기의 연결도.1 is a connection diagram of a multiprocessor interrupt requester in accordance with the present invention.

제2도는 다중프로세서 인터럽트 요청기의 내부레지스터 구성도.2 is an internal register diagram of a multiprocessor interrupt requester.

제3도는 다중프로세서 인터럽트 요청기의 내부상태 천이의 개략도.3 is a schematic diagram of an internal state transition of a multiprocessor interrupt requester.

Claims (1)

프로세서간 인터럽트의 전송을 위하여 인터럽트 버스의 사용권을 얻는 중재과정에서, 인터럽트 버스중재 정보를 글리치 없이 안정적으로 구동하기 위하여 다섯단계의 중재과정을 나타내는 각 상태 사이에서 천이가 일어나는 전후 상태의 코드가 한 비트만 다르게 상태를 할당하는 것을 특징으로 하는 안정적인 버스중재 정보 구동을 위한 상태 할당방법.In the arbitration process, which licenses the interrupt bus for the transfer of inter-processor interrupts, one bit of code before and after the transition occurs between each state representing five steps of arbitration to reliably drive the interrupt bus mediation information without glitch. A state allocation method for driving stable bus arbitration information, wherein the state is allocated differently. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940012743A 1994-06-07 1994-06-07 State assignment for stable drive of bus arbitration information KR970002399B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940012743A KR970002399B1 (en) 1994-06-07 1994-06-07 State assignment for stable drive of bus arbitration information

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940012743A KR970002399B1 (en) 1994-06-07 1994-06-07 State assignment for stable drive of bus arbitration information

Publications (2)

Publication Number Publication Date
KR960001994A true KR960001994A (en) 1996-01-26
KR970002399B1 KR970002399B1 (en) 1997-03-05

Family

ID=19384794

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940012743A KR970002399B1 (en) 1994-06-07 1994-06-07 State assignment for stable drive of bus arbitration information

Country Status (1)

Country Link
KR (1) KR970002399B1 (en)

Also Published As

Publication number Publication date
KR970002399B1 (en) 1997-03-05

Similar Documents

Publication Publication Date Title
US5857103A (en) Method and apparatus for addressing extended registers on a processor in a computer system
SE8405456L (en) VERY FAST MEMORY AND MEMORY MANAGEMENT SYSTEM
KR880011675A (en) Computer system for programmable DMA controller
CN1010991B (en) Multi-processing method and arrangement
BR0012828A (en) Modular method and system to perform database query
CN1737780A (en) System and method for transmitting information from a device drive program to the other
DE60100665D1 (en) MICROPROCESSOR WITH SECOND REORDER MEMORY
FI862682A0 (en) PRIORITETSFOERDELNINGSANORDNING FOER SAMARBETANDE DATORER.
KR960001994A (en) State Allocation Method for Stable Bus Arbitration Information
EP0811924A3 (en) Bus arbitration
KR920008602A (en) Computer system with multiple input / output devices sharing address space and communication management method between input / output device and processor
KR970049648A (en) Variable Priority Bus Arbitration Method
KR960018929A (en) Bus module for time-sharing backplane bus
ES2055805T3 (en) INTEGRATED DYNAMIC PROGRAMMING CIRCUIT.
KR960016243A (en) Multichannel SIOP bus arbitration method
KR960025070A (en) Bus Arbitration Between Multiple Bus Masters
KR970049657A (en) Simplification of Redundant Buses in the Main Computer System
KR960042384A (en) Input / Output Memory Management Method in High Speed Medium Computer System
KR970049517A (en) Data Transfer Method of ISDN Board in High Speed Medium Computers
KR940012151A (en) Address expansion unit
IT1184719B (en) Developing soln. analysis
JPS54148331A (en) Memory control unit
KR960015257A (en) Bus use priority change circuit
KR960018919A (en) Card control unit in computer system
KR970071259A (en) Bus control method of a multiprocessor system

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19940607

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19940607

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19970129

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19970526

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19970530

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19970530

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 20000228

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20001212

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20020228

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20030226

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20040302

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20050302

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20060302

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20070302

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20080303

Year of fee payment: 12

PR1001 Payment of annual fee

Payment date: 20080303

Start annual number: 12

End annual number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee