[go: up one dir, main page]

KR930006722A - 반도체 기억장치 및 그 출력제어 방법 - Google Patents

반도체 기억장치 및 그 출력제어 방법 Download PDF

Info

Publication number
KR930006722A
KR930006722A KR1019920017645A KR920017645A KR930006722A KR 930006722 A KR930006722 A KR 930006722A KR 1019920017645 A KR1019920017645 A KR 1019920017645A KR 920017645 A KR920017645 A KR 920017645A KR 930006722 A KR930006722 A KR 930006722A
Authority
KR
South Korea
Prior art keywords
cell array
memory cell
semiconductor memory
cas
buffer
Prior art date
Application number
KR1019920017645A
Other languages
English (en)
Other versions
KR950014551B1 (ko
Inventor
고이치 나가세
아키오 나카야마
데쓰야 아오노
유타카 이케다
요시노리 미즈가이
Original Assignee
시키모리야
미쓰비시덴키 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 시키모리야, 미쓰비시덴키 가부시키가이샤 filed Critical 시키모리야
Publication of KR930006722A publication Critical patent/KR930006722A/ko
Application granted granted Critical
Publication of KR950014551B1 publication Critical patent/KR950014551B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Databases & Information Systems (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)

Abstract

이 발명의 목적은, 데이터의 전송레이터가 향상된 반도체 기억장치를 제공하는데 있다. 다이나믹 RAM(100)에 주어지는 상위 컬럼어드레스 스트로브신호/CASU및 하위 컬럼어드레스 스트로브신호/ CASL는, 서로 180°위상이 비뚤러져 있다. 메모리 셀 어레이(105)로 부터는 동시에 n비트의 데이터가 판독된다. 메모리 셀 어레이(105)로 부터 판독된 데이터는 2개의 비트그룹으로 분활되고, 사위 IO버퍼(107)및 하위 IO버퍼 (108)에 공여된다. 상위 IO버퍼(107) 및 하위 IO버퍼(108)는, 상위 컬럼 어드레스 스트로브신호/CASU및 하위컬럼 어드레스 스트로브신호//CASL에 응답해서, 상위 비트그룹 및 하위 비트그룹을 순서대로 래치해서 데이터 전송버스(2)에 출력한다.

Description

반도체 기억장치 및 그 출력제어 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 이 발명의 한 실시예의 구성을 표시하는 블록도,
제2도는 제1도에 표시하는 반도체 기억장치의 페이지 모드시의 동작을 표시하는 타이밍차트.

Claims (2)

  1. 복수의 메모리셀을 포함하는 메모리셀 어레이로부터 동시에 n(n는 2개이상의 정수)비트의 데이터를 판독가능한 반도체 기억장치로서, 외부로부터 주어지는 어드레스에 따라, 상기 메모리셀어레이 에서의 n개의 메모리셀을 동시에 선택하기 위한 선택수단, 및 상기 선택수단에 의해 선택된 n개의 메모리셀로 부터 판독된 n비트의 데이터를 복수의 비트그룹으로 분활하고 또 분활된 각 비트그룹을 외부로부터 주어지는 복수의 타이밍 신호에 응답해서 순서대로 출력하기 위한 출력수단을 구비하는, 반도체 기억장치.
  2. 복수의 메모리셀을 포함하는 메모리셀 어레이로부터 동시에 n(n는 2이상의 정수)비트의 데이터를 판독 가능한 반도체 기억장치를 위한 출력제어 방법으로서, 서로 위상이 삐뜰어진 복수의 타이밍신호를, 외부로부터 상기 반도체 기억장치에 주고, 상기 메모리셀 어레이로부터 판독된 n비트의 데이터를 복수의 비트그룹으로 분활하고, 또 분활된 각 비트그룹을 상기 복수의 타이밍신호에 응답해서, 순서대로 출력하도록 한 반도체 기억장치의 출력제어 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920017645A 1991-09-27 1992-09-26 반도체기억장치 및 그 출력제어방법 KR950014551B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3249552A JPH0589663A (ja) 1991-09-27 1991-09-27 半導体記憶装置およびその出力制御方法
JP91-249552 1991-09-27

Publications (2)

Publication Number Publication Date
KR930006722A true KR930006722A (ko) 1993-04-21
KR950014551B1 KR950014551B1 (ko) 1995-12-05

Family

ID=17194693

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920017645A KR950014551B1 (ko) 1991-09-27 1992-09-26 반도체기억장치 및 그 출력제어방법

Country Status (5)

Country Link
US (1) US5309398A (ko)
EP (1) EP0534394B1 (ko)
JP (1) JPH0589663A (ko)
KR (1) KR950014551B1 (ko)
DE (1) DE69223714T2 (ko)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6804760B2 (en) 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US6525971B2 (en) 1995-06-30 2003-02-25 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5526320A (en) 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
US7681005B1 (en) 1996-01-11 2010-03-16 Micron Technology, Inc. Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation
US6981126B1 (en) 1996-07-03 2005-12-27 Micron Technology, Inc. Continuous interleave burst access
US6401186B1 (en) 1996-07-03 2002-06-04 Micron Technology, Inc. Continuous burst memory which anticipates a next requested start address
DE69626815T2 (de) * 1996-09-19 2003-12-11 Stmicroelectronics S.R.L., Agrate Brianza Steuerschaltung für Ausgangspuffer, insbesondere für eine nichtflüchtige Speicheranordnung
KR100498412B1 (ko) * 1997-11-13 2005-09-14 삼성전자주식회사 반도체메모리장치의칼럼어드레스스트로브신호입력회로
JP3461290B2 (ja) 1998-07-30 2003-10-27 富士通株式会社 バッファアクセス制御回路
DE102005046364A1 (de) * 2005-09-28 2007-04-05 Infineon Technologies Ag Integrierter Halbleiterspeicher mit reduzierter Anzahl von Adressanschlüssen
US9953952B2 (en) * 2008-08-20 2018-04-24 Infineon Technologies Ag Semiconductor device having a sealant layer including carbon directly contact the chip and the carrier

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5441187B2 (ko) * 1973-11-30 1979-12-07
DE2948159C2 (de) * 1979-11-29 1983-10-27 Siemens AG, 1000 Berlin und 8000 München Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen
DE3278375D1 (en) * 1981-02-05 1988-05-26 Ibm Page addressing mechanism and method for using the same
JPS5891590A (ja) * 1981-11-27 1983-05-31 Fujitsu Ltd メモリシステム
JPS6167154A (ja) * 1984-09-11 1986-04-07 Fujitsu Ltd 半導体記憶装置
KR970008786B1 (ko) * 1987-11-02 1997-05-29 가부시기가이샤 히다찌세이사꾸쇼 반도체 집적회로
JPH02226580A (ja) * 1989-02-27 1990-09-10 Mitsubishi Electric Corp 半導体記憶素子のデータ読み出し方式
JPH0330183A (ja) * 1989-06-28 1991-02-08 Nec Corp メモリ制御方式
JP2715009B2 (ja) * 1991-05-16 1998-02-16 三菱電機株式会社 ダイナミックランダムアクセスメモリ装置

Also Published As

Publication number Publication date
KR950014551B1 (ko) 1995-12-05
DE69223714D1 (de) 1998-02-05
EP0534394B1 (en) 1997-12-29
JPH0589663A (ja) 1993-04-09
EP0534394A3 (ko) 1994-12-28
DE69223714T2 (de) 1998-05-20
EP0534394A2 (en) 1993-03-31
US5309398A (en) 1994-05-03

Similar Documents

Publication Publication Date Title
US6078546A (en) Synchronous semiconductor memory device with double data rate scheme
KR940000148B1 (ko) 듀얼포트 반도체 기억장치
US5390149A (en) System including a data processor, a synchronous dram, a peripheral device, and a system clock
US4685089A (en) High speed, low-power nibble mode circuitry for dynamic memory
KR950004854B1 (ko) 반도체 메모리 장치
KR850004684A (ko) 반도체 기억 장치
KR890017706A (ko) 다이나믹형 반도체 기억장치
KR870010551A (ko) 다이나믹 ram
KR920020495A (ko) 반도체 기억장치
KR950009711A (ko) 동기형 다이나믹 랜덤 억세스 메모리
KR860003603A (ko) 반도체 메모리
KR910013274A (ko) 이중 포트 dram 및 그 동작 방법
KR930006722A (ko) 반도체 기억장치 및 그 출력제어 방법
KR960012002A (ko) 반도체 메모리와 그 사용방법, 컬럼 디코더 및 화상 프로세서
KR940016225A (ko) 반도체 기억장치
US4811305A (en) Semiconductor memory having high-speed serial access scheme
KR930020459A (ko) 간단화된 제어하에서 필요한 데이터를 융통성좋게 출력할 수 있는 반도체 메모리장치 및 동작방법
KR920010622A (ko) 반도체집적회로장치
KR860003605A (ko) 반도체 메모리 장치
KR920015374A (ko) 반도체 기억장치
KR960042730A (ko) 반도체기억장치
KR870009392A (ko) 반도체 기억장치
KR910013285A (ko) 불휘발성 반도체메모리
KR960015230A (ko) 반도체 기억 장치
US5319596A (en) Semiconductor memory device employing multi-port RAMs

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920926

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19920926

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19950725

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19951115

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19960217

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960223

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960223

End annual number: 3

Start annual number: 1

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee