[go: up one dir, main page]

KR900019186A - 기판에 설치된 복수개의 lsi 회로칩을 포함하는 lsi시스템 - Google Patents

기판에 설치된 복수개의 lsi 회로칩을 포함하는 lsi시스템 Download PDF

Info

Publication number
KR900019186A
KR900019186A KR1019890006733A KR890006733A KR900019186A KR 900019186 A KR900019186 A KR 900019186A KR 1019890006733 A KR1019890006733 A KR 1019890006733A KR 890006733 A KR890006733 A KR 890006733A KR 900019186 A KR900019186 A KR 900019186A
Authority
KR
South Korea
Prior art keywords
pin
reference voltage
scanout
lsi
pss
Prior art date
Application number
KR1019890006733A
Other languages
English (en)
Other versions
KR920004536B1 (en
Inventor
다께시 고노
다쯔로 요시무라
Original Assignee
야마모도 다꾸마
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 야마모도 다꾸마, 후지쓰 가부시끼가이샤 filed Critical 야마모도 다꾸마
Publication of KR900019186A publication Critical patent/KR900019186A/ko
Application granted granted Critical
Publication of KR920004536B1 publication Critical patent/KR920004536B1/ko

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2818—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP] using test structures on, or modifications of, the card under test, made for the purpose of testing, e.g. additional components or connectors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/316—Testing of analog circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

내용 없음

Description

기판에 설치된 복수개의 LSI 회로칩을 포함하는 LSI시스템
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본발명에 따라, LSI시스템을 포함하는 테스트 시스템의 전체구성을 설명하는 블록 다이어그램, 제4도는 제3도에서 보여준 LSI의 주요부분의 구성을 설명하는 회로 다이어그램, 제5a도와 제5b도는 본발명에 따라, LSI시스템의 구성을 설명하는 개략도.

Claims (2)

  1. 다층인쇄기판(300) 및 상기 다층인쇄회로기판에 설치되며, 각각이 복수개의 핀(E, 520), 기준전압단자(F), 핀스캔아웃단자(G)와, 상기 핀들에 일대일로 대응하고, 대응하는 핀에 나타나는 핀전압(VLP)을, 기준전압단자에 나타나는 기준전압(VRER)과 비교하고, 핀선택번호(PSS, PSS1,PSS2)에 응답하여 상기 비교의 결과를 나타내는 신호를 출력시키는 복수개의 핀스캔아웃 회로들을 포함하며, 각 핀스캔아웃회로로 부터의 상기 회로출력이, 대응하는 LSI회로칩의 선택상태에서, 상기 핀스캔아웃단자로 보내지는 복수개의 LSI회로칩(100에서103까지)으로 구성되며, 상기 다층인쇄회로기판은 그물망 또는 얇은 판의 형태로 그안에 형성된 기준전압 피딩층(310)을포함하고, 상기 복수개의 LSI회로칩의 각 기준전압단자는 대응하는 관통구멍을 통하여 상기 기준전압 피딩층에 전기적으로 연결되는 것을 특징으로 하는 LSI시스템
  2. 제1항에 있어서, 상기 복수개의 핀스캔아웃회로(130i)의 각각은 상기 핀전압과 상기 기준전압에 응답하는 비교기(131)를 포함하며, 상기 복수개의 핀스캔아웃회로의 각 비교기는 반도체칩(510)에 배열된 에미터결함 로직게이트셀(530)의 특정한 부분에 의해 구성되고, 상기 특정한 부분은 상기 복수개의 핀(520,E)의 근방에서 선택되는 것을 특징으로 하는 LSI시스템
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR8906733A 1988-05-19 1989-05-19 Lsi system including a plurality of lsi circuit chips mounted on a board KR920004536B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63123405A JPH0746130B2 (ja) 1988-05-19 1988-05-19 Ｌｓｉシステム
JP63-123405 1988-05-19

Publications (2)

Publication Number Publication Date
KR900019186A true KR900019186A (ko) 1990-12-24
KR920004536B1 KR920004536B1 (en) 1992-06-08

Family

ID=14859743

Family Applications (1)

Application Number Title Priority Date Filing Date
KR8906733A KR920004536B1 (en) 1988-05-19 1989-05-19 Lsi system including a plurality of lsi circuit chips mounted on a board

Country Status (7)

Country Link
US (1) US4949033A (ko)
EP (1) EP0343828B1 (ko)
JP (1) JPH0746130B2 (ko)
KR (1) KR920004536B1 (ko)
AU (1) AU596767B2 (ko)
CA (1) CA1301950C (ko)
DE (1) DE68911374T2 (ko)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0394183A (ja) * 1989-05-19 1991-04-18 Fujitsu Ltd 半導体集積回路の試験方法及び回路
JP2760157B2 (ja) * 1991-01-23 1998-05-28 日本電気株式会社 Ｌｓｉテスト方法
WO1992019052A1 (en) * 1991-04-19 1992-10-29 Vlsi Technology, Inc. Mappable test structure for gate array circuit and method for testing the same
JPH05307619A (ja) * 1991-05-16 1993-11-19 Nec Corp マイクロプロセッサのａｃ特性測定方法
JP2936807B2 (ja) * 1991-07-12 1999-08-23 日本電気株式会社 集積回路
TWI269223B (en) * 2005-04-25 2006-12-21 Via Tech Inc Method and related apparatus for calibrating signal driving parameters between chips
JP6003129B2 (ja) * 2012-03-19 2016-10-05 富士通株式会社 描画装置、描画方法および描画プログラム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3833853A (en) * 1973-04-13 1974-09-03 Honeywell Inf Systems Method and apparatus for testing printed wiring boards having integrated circuits
DE2437673C3 (de) * 1974-08-05 1978-04-27 Siemens Ag, 1000 Berlin Und 8000 Muenchen Vorrichtung zum Prüfen von Innenlagen mehrlagiger Leiterplatten
JPS53125771A (en) * 1977-04-08 1978-11-02 Toshiba Corp Measuring unit for semiconductor
US4443278A (en) * 1981-05-26 1984-04-17 International Business Machines Corporation Inspection of multilayer ceramic circuit modules by electrical inspection of green specimens
GB2104669A (en) * 1981-08-06 1983-03-09 Int Computers Ltd Apparatus for testing electronic devices
FR2557701B1 (fr) * 1983-12-28 1986-04-11 Crouzet Sa Dispositif de controle de continuite des circuits imprimes
JPS6173075A (ja) * 1984-09-19 1986-04-15 Hitachi Ltd Ｌｓｉ論理状態抽出方式
US4748403A (en) * 1986-02-05 1988-05-31 Hewlett-Packard Company Apparatus for measuring circuit element characteristics with VHF signal
JPS63133072A (ja) * 1986-11-26 1988-06-04 Fujitsu Ltd Ｌｓｉシステムテスト方式

Also Published As

Publication number Publication date
EP0343828A1 (en) 1989-11-29
KR920004536B1 (en) 1992-06-08
EP0343828B1 (en) 1993-12-15
JPH0746130B2 (ja) 1995-05-17
US4949033A (en) 1990-08-14
AU3486289A (en) 1989-11-23
AU596767B2 (en) 1990-05-10
JPH01292272A (ja) 1989-11-24
CA1301950C (en) 1992-05-26
DE68911374T2 (de) 1994-04-14
DE68911374D1 (de) 1994-01-27

Similar Documents

Publication Publication Date Title
US5012185A (en) Semiconductor integrated circuit having I/O terminals allowing independent connection test
KR860009431A (ko) Ic평가회로 소자들과 평가회로 소자 검사수단을 갖는 반도체 집적회로
KR0138114B1 (ko) 집적 회로의 다중 전원 접속부 검사 방법 및 그 장치
US4894605A (en) Method and on-chip apparatus for continuity testing
US7139945B2 (en) Chip testing within a multi-chip semiconductor package
KR970707708A (ko) 프로그램 가능한 고집적 전자 검사 장치(programmable high density electronic testing device)
KR890001076A (ko) 게이트어레이 및 메모리를 갖는 반도체 집적회로 장치
US5070296A (en) Integrated circuit interconnections testing
US5570035A (en) Built-in self test indicator for an integrated circuit package
KR870005516A (ko) 검사회로를 갖는 반도치 집적회로 장치
KR860006837A (ko) 내부회로 검사용 검사회로를 갖는 반도체 집적회로
KR900019186A (ko) 기판에 설치된 복수개의 lsi 회로칩을 포함하는 lsi시스템
KR960701372A (ko) 반도체 기판에 집적된 전자 회로의 검사방법, 전자 회로 및 집적 회로(Separate l_DOG-testing of signal path and bias path in an IC)
KR960019643A (ko) 모듈라 프로브 구조를 갖는 대형 집적회로
KR900013622A (ko) 반도체 집적회로장치
KR950001318A (ko) 반도체집적회로의테스트회로
DE3686989D1 (de) Verminderung des rauschens waehrend des pruefens von integrierten schaltungschips.
US5225774A (en) Semiconductor integrated circuit
US3993934A (en) Integrated circuit structure having a plurality of separable circuits
JP2594541B2 (ja) 半導体集積回路
JPH07159493A (ja) 半導体デバイスの検査方法
US4814639A (en) Super integration circuit device having a plurality of IC-chip equivalent regions formed on a single semiconductor substrate
KR960043068A (ko) 테스트 회로를 내장한 집적회로
JPH1010193A (ja) 半導体装置およびそれを用いた半導体装置実装体
JP2952909B2 (ja) 半導体集積回路およびその実装体の試験方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19890519

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19890519

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19920508

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19920828

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19921124

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19921124

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19950519

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19960605

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19970603

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19980526

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19990531

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20000531

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20000531

Start annual number: 9

End annual number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee