[go: up one dir, main page]

KR200162796Y1 - Packing film for enveloping electronic accessories and packing bag thereof - Google Patents

Packing film for enveloping electronic accessories and packing bag thereof Download PDF

Info

Publication number
KR200162796Y1
KR200162796Y1 KR2019970013897U KR19970013897U KR200162796Y1 KR 200162796 Y1 KR200162796 Y1 KR 200162796Y1 KR 2019970013897 U KR2019970013897 U KR 2019970013897U KR 19970013897 U KR19970013897 U KR 19970013897U KR 200162796 Y1 KR200162796 Y1 KR 200162796Y1
Authority
KR
South Korea
Prior art keywords
layer
polyethylene
laminated
surface resistance
lldpe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR2019970013897U
Other languages
Korean (ko)
Other versions
KR19990000576U (en
Inventor
장성창
Original Assignee
장성창
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 장성창 filed Critical 장성창
Priority to KR2019970013897U priority Critical patent/KR200162796Y1/en
Publication of KR19990000576U publication Critical patent/KR19990000576U/en
Application granted granted Critical
Publication of KR200162796Y1 publication Critical patent/KR200162796Y1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B7/00Layered products characterised by the relation between layers; Layered products characterised by the relative orientation of features between layers, or by the relative values of a measurable parameter between layers, i.e. products comprising layers having different physical, chemical or physicochemical properties; Layered products characterised by the interconnection of layers
    • B32B7/02Physical, chemical or physicochemical properties
    • B32B7/025Electric or magnetic properties
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B1/00Layered products having a non-planar shape
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B15/00Layered products comprising a layer of metal
    • B32B15/04Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material
    • B32B15/08Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
    • B32B15/085Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin comprising polyolefins
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B15/00Layered products comprising a layer of metal
    • B32B15/20Layered products comprising a layer of metal comprising aluminium or copper
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00Layered products comprising a layer of synthetic resin
    • B32B27/06Layered products comprising a layer of synthetic resin as the main or only constituent of a layer, which is next to another layer of the same or of a different material
    • B32B27/08Layered products comprising a layer of synthetic resin as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00Layered products comprising a layer of synthetic resin
    • B32B27/12Layered products comprising a layer of synthetic resin next to a fibrous or filamentary layer
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00Layered products comprising a layer of synthetic resin
    • B32B27/16Layered products comprising a layer of synthetic resin specially treated, e.g. irradiated
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B27/00Layered products comprising a layer of synthetic resin
    • B32B27/32Layered products comprising a layer of synthetic resin comprising polyolefins
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2262/00Composition or structural features of fibres which form a fibrous or filamentary layer or are present as additives
    • B32B2262/02Synthetic macromolecular fibres
    • B32B2262/0261Polyamide fibres
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00Properties of the layers or laminate
    • B32B2307/20Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
    • B32B2307/21Anti-static
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2439/00Containers; Receptacles

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Packaging Frangible Articles (AREA)
  • Wrappers (AREA)
  • Laminated Bodies (AREA)

Abstract

전자부품 및 반도체를 포장하는 포장용 필름 및 그를 채용한 포장백을 개시한다. 개시된 포장용 필름은, 정전기의 발생을 방지하는 정전기방지층과, 정전기방지층에 라미네이트된 제1폴리에틸렌(Polyethylene)층과, 제1폴리에틸렌층에 라미네이트된 알루미늄 호일(Aluminium Foil)과, 알루미늄 호일에 라미네이트된 제2폴리에틸렌층과, 제2폴리에틸렌층에 라미네이트되며 그 라미네이트 구조가 연신(延伸)되는 것을 방지하기 위한 LLDPE(Low Linear Density Polyethylene)층과, LLDPE 층에 코팅되며 정전기의 발생을 방지하는 제1표면저항층을 구비한다. 이와 같은 포장용 필름의 마주보는 LLDPE층을 상호 접착하여 포장백을 만들 수 있다.A packaging film for packaging an electronic component and a semiconductor and a packaging bag employing the same are disclosed. The disclosed packaging film includes an antistatic layer that prevents the generation of static electricity, a first polyethylene layer laminated on the antistatic layer, an aluminum foil laminated on the first polyethylene layer, and an aluminum foil laminated on the aluminum foil. A second polyethylene layer, a low linear density polyethylene (LLDPE) layer laminated to the second polyethylene layer to prevent the laminate structure from being stretched, and a first surface resistance coated on the LLDPE layer to prevent the generation of static electricity With layers. The opposing LLDPE layers of such a packaging film can be bonded together to make a packaging bag.

Description

전자부품 및 반도체 포장용 필름 및 그를 채용한 포장백{Packing film for enveloping electronic accessories and packing bag thereof}Packaging film for enveloping electronic accessories and packing bag

본 고안은 전자부품 및 반도체 포장용 필름 및 그를 채용한 포장백에 관한 것이다.The present invention relates to an electronic component and a semiconductor packaging film and a packaging bag employing the same.

현대 수많은 전자기기들이 인간들의 생활을 편리하게 하기 위하여 사용되고 있다. 통상 전자기기는 많은 전자부품 또는 반도체들로 이루어진다. 이러한 전자부품 및 반도체는 공장에서 제조되어 포장용 필름이나 포장백에 포장된 후 소비자에게 전달되기까지 수많은 운송과정 및 보관과정을 거친다.Many modern electronic devices are used to make life easier for humans. Electronic devices are usually made up of many electronic components or semiconductors. These electronic components and semiconductors are manufactured in a factory, packaged in packaging films or packaging bags, and passed through numerous transportation and storage processes before being delivered to consumers.

그런데, 이러한 전자부품이나 반도체는 매우 정밀하여 정전기에 극히 민감하다. 정전기는 100나노(nano)초 밖에 안걸리는 짧은 시간동안 스파크를 발생시켜 전자부품이나 반도체칩 내의 금속 배선, 또는 극도로 미세한 소자들을 순간적으로 녹이거나 기화시켜 정상적인 전자부품이나 반도체를 손상시킨다.However, such electronic components and semiconductors are very precise and extremely sensitive to static electricity. Static electricity generates sparks for a short time, which takes only 100 nanoseconds, which instantly damages or vaporizes electronic components, metal wires, or extremely fine devices by damaging normal electronic components or semiconductors.

또한, 상기한 전자부품이나 반도체는 장시간 운송이나 보관시 습기에 노출되어 쉽게 부식되기도 한다.In addition, the electronic component or semiconductor may be easily corroded by being exposed to moisture during long-term transportation or storage.

한편, 전자부품이나 반도체는 흔히 날카로운 전극 또는 돌기부를 가지고 있으므로, 이러한 전극에 의하여 포장용 필름 또는 포장백이 찢어지기도 한다.On the other hand, since electronic components or semiconductors often have sharp electrodes or protrusions, the packaging film or the packaging bag may be torn by such electrodes.

본 고안은 상기와 같은 문제점을 해결하기 위하여 안출된 것으로서, 외부의 요인, 예컨대 정전기, 산화 및 부식 현상에 의한 제품의 손상을 방지할 수 있으며 전극에 의해 쉽게 파열되지 않는 파열 강도를 가지는 전자부품 포장용 필름 및 그를 채용한 포장백을 제공하는 것을 목적으로 한다.The present invention has been made to solve the above problems, it is possible to prevent damage to the product by external factors, such as static electricity, oxidation and corrosion phenomena, and packaging for electronic components having a burst strength that is not easily ruptured by the electrode It is an object to provide a film and a packaging bag employing the same.

도 1은 본 고안에 따른 전자부품 및 반도체 포장용 필름의 제1실시예의 라미네이트상태를 도시한 도면.1 is a view showing a laminated state of the first embodiment of the electronic component and the semiconductor packaging film according to the present invention.

도 2는 본 고안의 전자부품 및 반도체 포장용 필름의 제2실시예의 라미네이트상태를 도시한 도면.2 is a view showing a laminated state of a second embodiment of the electronic component and semiconductor packaging film of the present invention.

도 3은 본 고안의 전자부품 및 반도체 포장용 필름의 제3실시예의 라미네이트상태를 도시한 도면.3 is a view showing a laminated state of a third embodiment of the electronic component and semiconductor packaging film of the present invention.

도 4는 본 고안의 전자부품 포장용 필름을 채용한 포장백의 라미네이트상태를 도시한 도면.Figure 4 is a view showing a laminated state of the packaging bag employing the electronic component packaging film of the present invention.

<도면의 주요부분에 대한 부호의 설명><Description of the symbols for the main parts of the drawings>

10, 70, 80 ... 정전기방지층10, 70, 80 ... antistatic layer

12 ... 나일론(Nylon)12 ... Nylon

14 ... 제2표면저항층14 ... second surface resistive layer

20 ... 제1폴리에틸렌(Polyethylene)20 ... First Polyethylene

30 ... 알루미늄 호일(Aluminium Foil)30 ... Aluminum Foil

40 ... 제2폴리에틸렌 필름40 ... Second Polyethylene Film

50 ... LLDPE(Low Linear Deny Polyethylene) 필름50 ... LLDPE (Low Linear Deny Polyethylene) Film

60 ... 제1표면저항층60 ... first surface resistive layer

70 ... 타이벡(TYVEK)70 ... Tyvek

82 ... 폴리에틸렌테레프탈레이트(polyethylene terephthalate)82 ... polyethylene terephthalate

84 ... 제3표면저항층84 ... third surface resistive layer

100 ... 포장백100 ... Packing Bag

상기와 같은 목적을 달성하기 위하여, 본 고안에 따른 전자부품 및 반도체 포장용 필름은, 정전기의 발생을 방지하는 정전기방지층과; 상기 정전기방지층에 라미네이트된 제1폴리에틸렌(Polyethylene)층과; 상기 제1폴리에틸렌층에 라미네이트된 알루미늄 호일(Aluminium Foil)과; 상기 알루미늄 호일에 라미네이트된 제2폴리에틸렌층과; 상기 제2폴리에틸렌층에 라미네이트되며 그 라미네이트 구조가 연신(延伸)되는 것을 방지하기 위한 LLDPE(Low Linear Density Polyethylene)층과; 상기 LLDPE 층에 코팅되며 정전기의 발생을 방지하는 제1표면저항층;을 구비한다.In order to achieve the above object, the electronic component and the semiconductor packaging film according to the present invention, an antistatic layer for preventing the generation of static electricity; A first polyethylene layer laminated on the antistatic layer; An aluminum foil laminated on the first polyethylene layer; A second polyethylene layer laminated on the aluminum foil; A Low Linear Density Polyethylene (LLDPE) layer laminated on the second polyethylene layer to prevent the laminate structure from being stretched; And a first surface resistive layer coated on the LLDPE layer to prevent generation of static electricity.

본 고안에 있어서, 상기 제1표면저항층은, 표면저항이 1011∼ 1012Ω/sq 이며, 상기 라미네이트구조의 두께는 80∼160㎛인 것이 바람직하다.In the present invention, it is preferable that the first surface resistance layer has a surface resistance of 10 11 to 10 12 Ω / sq, and the thickness of the laminate structure is 80 to 160 µm.

본 고안에 있어서. 상기 정전기방지층은, 상기 제1폴리에틸렌층에 라미네이트된 나일론(Nylon)층과, 그 나일론층에 코팅되며 그 표면저항이 1011∼ 1012Ω/sq 인 제2표면저항층을 구비하여 된 것이 바람직하다.In the present invention. The antistatic layer preferably includes a nylon layer laminated on the first polyethylene layer and a second surface resistance layer coated on the nylon layer and having a surface resistance of 10 11 to 10 12 Ω / sq. Do.

또한, 상기 정전기방지층은, 그 표면저항이 108∼ 1010Ω/sq 인 타이벡(TYVEK)인 것이 바람직하다.In addition, the antistatic layer is preferably TYVEK having a surface resistance of 10 8 to 10 10 Ω / sq.

한편, 상기 정전기방지층은, 상기 제1폴리에틸렌층에 라미네이트된 폴리에틸렌테레프탈레이트(polyethylene terephthalate)층과, 그 폴리에틸렌테레프탈레이트에 코팅되며 그 표면저항이 1011∼ 1012Ω/sq 인 제3표면저항층을 구비하여 된 것이 바람직하다.On the other hand, the antistatic layer, a polyethylene terephthalate layer (laminated to the first polyethylene layer), and a third surface resistance layer coated on the polyethylene terephthalate and the surface resistance of 10 11 ~ 10 12 Ω / sq It is preferable that it is provided with.

상기와 같은 목적을 달성하기 위하여, 전자부품 및 반도체 포장용 포장백은, 정전기의 발생을 방지하는 정전기방지층과, 상기 정전기방지층에 라미네이트된 제1폴리에틸렌층과, 상기 제1폴리에틸렌층에 라미네이트된 알루미늄 호일과, 상기 알루미늄 호일에 라미네이트된 제2폴리에틸렌층과, 상기 제2폴리에틸렌층에 라미네이트되어 그 라미네이트구조가 연신되는 것을 방지하기 위한 LLDPE층과, 그 LLDPE 층에 코팅되며 정전기의 발생을 방지하는 제1표면저항층을 구비하여 된 필름으로, 마주보는 상기 LLDPE층을 상호 접착하여서 된 것을 특징으로 한다.In order to achieve the above object, the packaging bag for electronic components and semiconductor packaging, the antistatic layer to prevent the generation of static electricity, the first polyethylene layer laminated on the antistatic layer, and the aluminum foil laminated on the first polyethylene layer And a second polyethylene layer laminated on the aluminum foil, an LLDPE layer laminated on the second polyethylene layer to prevent the laminate structure from being stretched, and a first coated on the LLDPE layer to prevent generation of static electricity. A film provided with a surface resistive layer, characterized by adhering the LLDPE layers facing each other.

이하, 첨부된 도면을 참조하여 본 고안의 전자부품 및 반도체 포장용 필름의 제1실시예를 상세히 설명한다.Hereinafter, a first embodiment of an electronic component and a semiconductor packaging film of the present invention will be described in detail with reference to the accompanying drawings.

도 1을 참조하면, 전자부품 및 반도체 포장용 필름은, 정전기의 발생을 방지하는 정전기방지층(10)과, 상기 정전기방지층(10)에 라미네이트된 제1폴리에틸렌층(20)과, 상기 제1폴리에틸렌층에 라미네이트된 알루미늄 호일(30)과, 상기 알루미늄 호일(30)에 라미네이트된 제2폴리에틸렌층(40)과, 상기 제2폴리에틸렌층(40)에 라미네이트되어 상기 라미네이트구조가 연신(延伸)되는 것을 방지하기 위한 LLDPE층(50)과, 상기 LLDPE층(50)에 코팅되며 정전기의 발생을 방지하는 제2표면저항층(60)으로 구성된다. 이때, 상기 각 층들은 상호 밀착 결합되어 박리(剝離)가 일어나지 않게 되어 있다.Referring to FIG. 1, an electronic component and a semiconductor packaging film may include an antistatic layer 10 that prevents generation of static electricity, a first polyethylene layer 20 laminated on the antistatic layer 10, and the first polyethylene layer. Laminated to the aluminum foil 30, the second polyethylene layer 40 laminated to the aluminum foil 30, and the second polyethylene layer 40 to prevent the laminate structure from being stretched LLDPE layer 50 and a second surface resistance layer 60 coated on the LLDPE layer 50 to prevent the generation of static electricity. At this time, the layers are closely bonded to each other so that no peeling occurs.

상기 정전기방지층(10)은 정전기의 발생을 방지하며 습기가 투습되는 것을 방지한다. 이 정전기방지층(10)은 상기 제1폴리에틸렌층(20)에 라미네이트된 나일론층(12)과, 그 나일론층(12)에 코팅된 제2표면저항층(14)으로 구성된다. 상기 나일론층(12)은 폴리아미드계열 합성고분자로서, 가벼우며 또한 핀홀(pinholes)등이 없기 때문에 방습성(防濕性)이 우수하다. 상기 제2표면저항층(14)은, 표면저항이 1011∼ 1012Ω/sq 이며, 그 성분은 탈 이온수(deonized water)(85 - 90 %), 에탄올(10% 미만), 암모늄화합물(ammonium compound)(5% 미만), 메탄올(0.3% 미만), 이소프로패놀(isopropanol)(0.7% 미만)로 구성된다. 이 정전기방지층(10)에는 또한 제품의 규격이나 제조회사명을 인쇄할 수 있다.The antistatic layer 10 prevents generation of static electricity and prevents moisture from permeating. The antistatic layer 10 is composed of a nylon layer 12 laminated on the first polyethylene layer 20 and a second surface resistance layer 14 coated on the nylon layer 12. The nylon layer 12 is a polyamide-based synthetic polymer, and is excellent in moisture resistance because it is light and there are no pinholes. The second surface resistive layer 14 has a surface resistance of 10 11 to 10 12 Ω / sq, and its components include deionized water (85-90%), ethanol (less than 10%), and ammonium compound ( ammonium compound (less than 5%), methanol (less than 0.3%) and isopropanol (less than 0.7%). The antistatic layer 10 can also be printed with the product standard and the manufacturer's name.

상기 제1폴리에틸렌층(20)은 후술하는 알루미늄 호일(30)과 정전기방지층(10)을 접착시키기 위한 것으로 사용된다. 이러한 제1폴리에틸렌은 전기 절연성, 내수성(耐水性), 방습성(防濕性), 내한성(耐寒性)이 좋은 대표적인 열 가소성수지이다. 본 실시예에서 제1폴리에틸렌층(20)은 그 두께가 대략 35㎛ 정도인데, 이는 두께가 너무 두껍거나 얇거나 하면 알루미늄 호일(30)과의 접착력이 떨어지기 때문이다.The first polyethylene layer 20 is used to bond the aluminum foil 30 and the antistatic layer 10 to be described later. Such first polyethylene is a representative thermoplastic resin having good electrical insulation, water resistance, moisture resistance, and cold resistance. In the present embodiment, the first polyethylene layer 20 has a thickness of about 35 μm, because when the thickness is too thick or too thin, the adhesive force with the aluminum foil 30 is reduced.

상기 알루미늄 호일(30)은 전기 전도도가 크기 때문에 정전기 방지에 효과적이고, 자외선 및 열 반사율이 크기 때문에 자외선 및 열에 의한 외부의 요인으로부터 포장된 제품의 손상을 방지한다. 또한, 광택성이 우수하므로 알루미늄 호일을 채용한 포장지는 시각적인 가치가 높다.The aluminum foil 30 is effective in preventing static electricity because of its high electrical conductivity, and prevents damage to the packaged product from external factors due to ultraviolet rays and heat because of its high ultraviolet and heat reflectance. In addition, since the gloss is excellent, the wrapping paper employing aluminum foil has a high visual value.

상기 제2폴리에틸렌층(40)은 제1폴리에틸렌층(20)과 동일 특성 및 두께를 가진다.The second polyethylene layer 40 has the same characteristics and thickness as the first polyethylene layer 20.

상기 LLDPE층(50)은 그 두께를 달리함으로써 라미네이트구조의 파열 강도를 조절할 수 있다.The LLDPE layer 50 can control the burst strength of the laminate structure by varying its thickness.

본 고안의 포장용 필름은 이와 같은 라미네이트구조를 채용함으로써 정전기의 발생을 방지할 수 있다. 이때, 이 포장용 필름의 대략 80∼160㎛로 하는 것이 바람직하다. 이는, 상기 포장용 필름의 두께가 80㎛ 이하이면 각 층간의 접착력이 떨어지고, 160㎛ 이상이면 원가의 부담 및 생산성 감소등의 영향이 발생되기 때문이다.The packaging film of the present invention can prevent the generation of static electricity by employing such a laminate structure. At this time, it is preferable to set it as about 80-160 micrometers of this packaging film. This is because if the thickness of the packaging film is 80 μm or less, the adhesive force between the layers is lowered, and if the thickness of the packaging film is 160 μm or more, the effects of cost burden and productivity decrease are generated.

이와 같은 라미네이트구조의 포장용 필름은, SMD(Surface Mount Device), Tape, Reel, Flat Rack 또는 Shipping Tubes 등에 내장된 I.C 류를 포장하는데 사용된다.Such a laminated packaging film is used to package ICs embedded in SMD (Surface Mount Device), Tape, Reel, Flat Rack or Shipping Tubes.

다음, 본 고안에 따른 전자부품 및 반도체 포장용 필름의 제2실시예를 상세히 설명한다.Next, a second embodiment of the electronic component and the semiconductor packaging film according to the present invention will be described in detail.

도 2를 참조하면, 제2실시예에서는 정전기방지층으로 타이벡(70)을 채용한다. 이때, 제1폴리에틸렌층(20), 알루미늄 호일(30), 제2폴리에틸렌층(40), LLDPE층(50), 제2표면저항층(60)은 제1실시예와 동일한 구성 및 라미네이트 구조이므로 상세한 설명은 생략한다.2, in the second embodiment, the Tyvek 70 is employed as the antistatic layer. In this case, since the first polyethylene layer 20, the aluminum foil 30, the second polyethylene layer 40, the LLDPE layer 50, and the second surface resistance layer 60 are the same as those of the first embodiment and have a laminate structure, Detailed description will be omitted.

상기 제1폴리에틸렌층(20)에 라미네이트되는 타이벡(70)은 미국 Dupont 사에서 개발하여 시판중인 제품으로 가장 중요한 특징은 정전기의 발생을 방지하고 방습성이 좋으며 자체적으로 파열 강도가 강한 것이다. 이 타이벡(70)은 그 표면저항이 108∼ 1010Ω/sq 인 것을 사용하며, 이때, 이 타이벡(70)은 반투명 회백색을 지니므로, 제품의 시각적인 가치를 높이는데 기여한다. 이 타이벡(70)을 채용한 포장용 필름의 두께는 대략 80∼160㎛로 한다.Tyvek 70, which is laminated to the first polyethylene layer 20, is a product developed and marketed by Dupont, USA. The most important feature is that it prevents the generation of static electricity, has good moisture resistance, and has a strong burst strength. The tyvek 70 has a surface resistance of 10 8 to 10 10 Ω / sq. At this time, the tyvek 70 has a translucent grayish white color, thus contributing to increase the visual value of the product. The thickness of the packaging film which employ | adopted this Tyvek 70 is made into about 80-160 micrometers.

이러한 타이벡(70)을 채용한 포장용 필름은 ESD(Electro Static Damage), EMI(Electro Magnetic Interference) 및 RF(Radio Frequency)에 민감한 전자부품이나 소자들을 포장하는데 사용된다.The packaging film employing the Tyvek 70 is used to package electronic components or devices sensitive to electrostatic damage (ESD), electro magnetic interference (EMI) and radio frequency (RF).

다음, 본 고안에 따른 전자부품 및 반도체 포장용 필름의 제3실시예를 상세히 설명한다.Next, a third embodiment of the electronic component and the semiconductor packaging film according to the present invention will be described in detail.

도 3을 참조하면, 제3실시예에서는 정전기방지층(80)이 상기 제1폴리에틸렌층(20)에 라미네이트된 폴리에틸렌테레프탈레이트층(82)과, 상기 폴리에틸렌테레프탈레이트층(82)에 코팅된 제3표면저항층(84)으로 구성된다. 이때, 제1폴리에틸렌층(20), 알루미늄 호일(30), 제2폴리에틸렌층(40), LLDPE층(50), 제2표면저항층(60)은 제1실시예 및 제2실시예와 동일한 구성 및 라미네이트 구조이므로 상세한 설명은 생략한다.Referring to FIG. 3, in the third embodiment, the antistatic layer 80 is coated with the polyethylene terephthalate layer 82 laminated on the first polyethylene layer 20 and the third coated with the polyethylene terephthalate layer 82. The surface resistive layer 84 is comprised. In this case, the first polyethylene layer 20, the aluminum foil 30, the second polyethylene layer 40, the LLDPE layer 50, and the second surface resistance layer 60 are the same as those of the first and second embodiments. Since the configuration and the laminate structure, detailed description thereof will be omitted.

상기 제1폴리에틸렌층(20)에 라미네이트되는 폴리에틸렌테레프탈레이트층(82)은 통상적으로 PET 라 불리우는 것으로서, 딱딱한 성질을 가지며 기체, 수분에 강하고 내한성(耐寒性) 및 내열성이 좋은 특징이 있다. 이 폴리에틸렌테레프탈레이트층(82)을 채용한 포장용 필름의 두께는 대략 80∼160㎛인 것이 바람직하다.The polyethylene terephthalate layer 82 laminated on the first polyethylene layer 20 is commonly referred to as PET. The polyethylene terephthalate layer 82 is hard, has a hard property, is resistant to gas, moisture, and has good cold resistance and heat resistance. It is preferable that the thickness of the packaging film which employ | adopted this polyethylene terephthalate layer 82 is about 80-160 micrometers.

이러한 폴리에틸렌테레프탈레이트층(82)이 라미네이트된 포장용 필름은 ESD(Electro Static Damage), EMI(Electro Magnetic Interference) 및 RF(Radio Frequency)에 민감한 전자부품이나 소자들을 포장하는데 적합하다.The packaging film laminated with the polyethylene terephthalate layer 82 is suitable for packaging electronic components or devices sensitive to electrostatic damage (ESD), electro magnetic interference (EMI) and radio frequency (RF).

다음, 상술한 포장용 필름을 사용하여 제조한 본 고안에 따른 전자부품 및 반도체 포장백에 대하여 상세히 설명한다.Next, the electronic component and the semiconductor packaging bag according to the present invention manufactured using the packaging film described above will be described in detail.

도 4를 참조하면, 전자부품 및 반도체 포장백(100)은 정전기의 발생을 방지하는 정전기방지층과, 상기 정전기방지층에 라미네이트된 제1폴리에틸렌층(20)과, 상기 제1폴리에틸렌층(20)에 라미네이트된 알루미늄 호일(30)과, 상기 알루미늄 호일(30)에 라미네이트된 제2폴리에틸렌층(40)과, 상기 제2폴리에틸렌층(40)에 라미네이트되어 그 라미네이트구조가 연신되는 것을 방지하기 위한 LLDPE층(50)과, 그 LLDPE층(50)에 코팅되며 정전기의 발생을 방지하는 제1표면저항층(60)으로 구성된 필름으로 구성된다.Referring to FIG. 4, the electronic component and the semiconductor packaging bag 100 may include an antistatic layer that prevents generation of static electricity, a first polyethylene layer 20 laminated on the antistatic layer, and the first polyethylene layer 20. Laminated aluminum foil 30, a second polyethylene layer 40 laminated to the aluminum foil 30, and an LLDPE layer laminated to the second polyethylene layer 40 to prevent the laminate structure from being stretched. And a film composed of a first surface resistive layer 60 coated on the LLDPE layer 50 and preventing the generation of static electricity.

상기 라미네이트구조를 가지는 필름(제1,2,3실시예)을 겹쳐놓은 후, 그 포장용 필름의 제1표면저항층(60)을 마주보도록 하여 공지의 실링(sealing) 가열방법에 의해 접착시키면, 상기 제1표면저항층(60)이 제거되면서 LLDPE층(50)이 상호 밀착 접착되어 포장백(100)이 만들어진다. 이 포장백(100)의 개방된 부분으로 제품을 수납시킨 후 질소 개스를 충진시키고 가장자리(100a)(100b)를 실링 가열 접착하면 제품이 밀봉 포장된다.When the film having the laminate structure (first, second, and third embodiments) is overlaid and then bonded to each other by a known sealing heating method while facing the first surface resistance layer 60 of the packaging film, As the first surface resistance layer 60 is removed, the LLDPE layer 50 is closely adhered to each other, thereby making the packaging bag 100. After storing the product in the open portion of the packaging bag 100, the nitrogen gas is filled and the edges 100a and 100b are sealed and heat-sealed to seal the product.

상술한 바와 같이, 본 고안에 따른 전자부품 포장용 필름 및 포장백은, 정전기를 방지함으로써 포장되는 전자부품 및 반도체를 안정되게 포장할 수 있다. 또한, 습기 및 공기가 침투되는 것을 효과적으로 방지하고 진공상태를 유지할 수 있으므로 포장된 제품을 장시간 보존할 수 있다. 한편, 그 자체의 파열 강도가 강하므로 전자부품 또는 반도체의 전극이나 돌기부에 의한 손상을 최소화 할 수 있다는 효과가 있다.As described above, the electronic component packaging film and the packaging bag according to the present invention can stably package the electronic component and the semiconductor to be packaged by preventing static electricity. In addition, it is possible to effectively prevent the penetration of moisture and air and to maintain a vacuum state, so that the packaged product can be stored for a long time. On the other hand, since the burst strength of itself is strong, there is an effect that the damage caused by the electrode or the projection of the electronic component or semiconductor can be minimized.

Claims (6)

정전기의 발생을 방지하기 위하여 소정의 표면저항을 가지는 정전기방지층과;An antistatic layer having a predetermined surface resistance to prevent generation of static electricity; 상기 정전기방지층에 라미네이트된 제1폴리에틸렌(Polyethylene)층(20)과;A first polyethylene layer 20 laminated on the antistatic layer; 상기 제1폴리에틸렌층(20)에 라미네이트된 알루미늄 호일(Aluminium Foil)(30)과;An aluminum foil (30) laminated on the first polyethylene layer (20); 상기 알루미늄 호일(30)에 라미네이트된 제2폴리에틸렌층(40)과;A second polyethylene layer 40 laminated on the aluminum foil 30; 상기 제2폴리에틸렌층(40)에 라미네이트되며 그 라미네이트 구조가 연신(延伸)되는 것을 방지하기 위한 LLDPE(Low Linear Density Polyethylene)층(50)과;A Low Linear Density Polyethylene (LLDPE) layer 50 laminated to the second polyethylene layer 40 to prevent the laminate structure from being stretched; 상기 LLDPE 층(50)에 코팅되며, 그 표면저항이 1011∼ 1012Ω/sq 인 제1표면저항층(60);을 구비하여 된 전자부품 및 반도체 포장용 필름.And a first surface resistance layer (60) coated on the LLDPE layer (50) and having a surface resistance of 10 11 to 10 12 Ω / sq. 제1항에 있어서, 상기 라미네이트구조의 두께는 80∼160㎛인 것을 특징으로 하는 전자푸품 및 반도체 포장용 필름The film for electronic parts and semiconductor packaging according to claim 1, wherein the laminate structure has a thickness of 80 to 160 µm. 제1항에 있어서, 상기 정전기방지층은, 상기 제1폴리에틸렌층(20)에 라미네이트된 나일론(Nylon)층(12)과, 그 나일론층(12)에 코팅되며 그 표면저항이 1011∼ 1012Ω/sq 인 제2표면저항층(14)을 구비하여 된 것을 특징으로 하는 전자부품 및 반도체 포장용 필름.The antistatic layer according to claim 1, wherein the antistatic layer is coated on the nylon layer 12 laminated on the first polyethylene layer 20 and the nylon layer 12, and the surface resistance thereof is 10 11 to 10 12. An electronic component and a semiconductor packaging film, comprising a second surface resistance layer (14) of Ω / sq. 제1항에 있어서, 상기 정전기방지층은 그 표면저항이 108∼ 1010Ω/sq 인 타이벡(TYVEK)인 것을 특징으로 하는 전자부품 및 반도체 포장용 필름.The electronic component and semiconductor packaging film according to claim 1, wherein the antistatic layer is Tyvek having a surface resistance of 10 8 to 10 10 Ω / sq. 제1항에 있어서, 상기 정전기방지층은, 상기 제1폴리에틸렌층(20)에 라미네이트된 폴리에틸렌테레프탈레이트(polyethylene terephthalate)층(82)과, 그 폴리에틸렌테레프탈레이트층에 코팅되며 그 표면저항이 1011∼ 1012Ω/sq 인 제3표면저항층(84)을 구비하여 된 것을 특징으로 전자부품 및 반도체 포장용 필름.The antistatic layer according to claim 1, wherein the antistatic layer is coated on the polyethylene terephthalate layer 82 laminated on the first polyethylene layer 20 and the polyethylene terephthalate layer, and the surface resistance thereof is 10 11 to. An electronic component and semiconductor packaging film comprising a third surface resistance layer (84) of 10 12 Ω / sq. 정전기의 발생을 방지하는 위하여 소정의 표면저항을 가지는 정전기방지층과, 상기 정전기방지층에 라미네이트된 제1폴리에틸렌층(20)과, 상기 제1폴리에틸렌층(20)에 라미네이트된 알루미늄 호일(30)과, 상기 알루미늄 호일(30)에 라미네이트된 제2폴리에틸렌층(40)과, 상기 제2폴리에틸렌층(40)에 라미네이트되며 그 라미네이트구조가 연신되는 것을 방지하기 위한 LLDPE층(50)과, 그 LLDPE 층(50)에 코팅되며 정전기의 발생을 방지하는 제1표면저항층(60)을 구비하여 된 필름으로, 마주보는 상기 LLDPE층(60)을 상호 접착하여서 된 것을 특징으로 하는 전자부품 및 반도체 포장용 포장백.An antistatic layer having a predetermined surface resistance, a first polyethylene layer 20 laminated on the antistatic layer, an aluminum foil 30 laminated on the first polyethylene layer 20 to prevent the generation of static electricity, A second polyethylene layer 40 laminated on the aluminum foil 30, an LLDPE layer 50 laminated on the second polyethylene layer 40 to prevent the laminate structure from being stretched, and an LLDPE layer thereof ( 50) is a film having a first surface resistance layer 60 coated on the surface to prevent the generation of static electricity, the packaging bags for electronic components and semiconductor packaging, characterized in that by adhering the LLDPE layer 60 facing each other .
KR2019970013897U 1997-06-11 1997-06-11 Packing film for enveloping electronic accessories and packing bag thereof Expired - Lifetime KR200162796Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019970013897U KR200162796Y1 (en) 1997-06-11 1997-06-11 Packing film for enveloping electronic accessories and packing bag thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019970013897U KR200162796Y1 (en) 1997-06-11 1997-06-11 Packing film for enveloping electronic accessories and packing bag thereof

Publications (2)

Publication Number Publication Date
KR19990000576U KR19990000576U (en) 1999-01-15
KR200162796Y1 true KR200162796Y1 (en) 1999-12-15

Family

ID=19502870

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019970013897U Expired - Lifetime KR200162796Y1 (en) 1997-06-11 1997-06-11 Packing film for enveloping electronic accessories and packing bag thereof

Country Status (1)

Country Link
KR (1) KR200162796Y1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100329200B1 (en) * 1999-11-11 2002-03-21 박종규 Manufacturing method of bag for silicon wafer packing and its bag for silicon wafer packing
KR20140003740A (en) 2012-06-26 2014-01-10 (주)티엔에프 An coating solution using preventing breathablity film for electrionic part

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111993736A (en) * 2020-09-09 2020-11-27 合肥联宝信息技术有限公司 Packaging bag for electronic device and preparation method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100329200B1 (en) * 1999-11-11 2002-03-21 박종규 Manufacturing method of bag for silicon wafer packing and its bag for silicon wafer packing
KR20140003740A (en) 2012-06-26 2014-01-10 (주)티엔에프 An coating solution using preventing breathablity film for electrionic part

Also Published As

Publication number Publication date
KR19990000576U (en) 1999-01-15

Similar Documents

Publication Publication Date Title
US4756414A (en) Antistatic sheet material and package
CA1289447C (en) Antistatic sheet material, package, and method of making
US4906494A (en) Antistatic sheet material, package and method of making
JPH0219271A (en) Taping part for semiconductor apparatus
CN107791638B (en) Cover tape and using method thereof
CN106604816A (en) Cover film and electronic component packaging employing same
WO2009081622A1 (en) Packing method and packing body of record winding of cover tape
KR200162796Y1 (en) Packing film for enveloping electronic accessories and packing bag thereof
US4152689A (en) Electrical resistor package which remains unaffected by ambient stresses and humidity
JP2001200217A (en) Laminated tape for packaging material
JPH0532288A (en) Cover tape for packaging chip type electronic component
US4535381A (en) Capacitive device and method of packaging that device
JPH05147678A (en) Highly moistureproof, static damage-preventive sack
JP2003192022A (en) Cover tape for chip body transport
JPH0767774B2 (en) Cover tape for chip-type electronic component packaging
JP2901857B2 (en) Cover tape for packaging chip-type electronic components
JP2511761Y2 (en) Cover tape for chip type electronic parts packaging
JP2023157316A (en) Cover tape for chip-type electronic component packaging
JP4706122B2 (en) Carrier package
JP2022168840A (en) Cover tape for packaging chip-type electronic components
JP2589020B2 (en) Cover tape for packaging chip-type electronic components
JPH05201467A (en) Taping packaging material
JPH1086993A (en) Carrier tape for chip-shaped electronic components
JPH04311464A (en) Top cover tape for emboss carrier tape
JPH09156684A (en) Cover tape for packaging electronic parts

Legal Events

Date Code Title Description
A201 Request for examination
UA0108 Application for utility model registration

Comment text: Application for Utility Model Registration

Patent event code: UA01011R08D

Patent event date: 19970611

UA0201 Request for examination

Patent event date: 19970611

Patent event code: UA02012R01D

Comment text: Request for Examination of Application

UG1501 Laying open of application
E902 Notification of reason for refusal
UE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event code: UE09021S01D

Patent event date: 19990409

E701 Decision to grant or registration of patent right
UE0701 Decision of registration

Patent event date: 19990831

Comment text: Decision to Grant Registration

Patent event code: UE07011S01D

REGI Registration of establishment
UR0701 Registration of establishment

Patent event date: 19990922

Patent event code: UR07011E01D

Comment text: Registration of Establishment

UR1002 Payment of registration fee

Start annual number: 1

End annual number: 3

Payment date: 19990927

UG1601 Publication of registration
UR1001 Payment of annual fee

Payment date: 20020917

Start annual number: 4

End annual number: 4

UR1001 Payment of annual fee

Payment date: 20030922

Start annual number: 5

End annual number: 5

UR1001 Payment of annual fee

Payment date: 20040826

Start annual number: 6

End annual number: 6

UR1001 Payment of annual fee

Payment date: 20050909

Start annual number: 7

End annual number: 7

UR1001 Payment of annual fee

Payment date: 20060914

Start annual number: 8

End annual number: 8

UR1001 Payment of annual fee

Payment date: 20070921

Start annual number: 9

End annual number: 9

UR1001 Payment of annual fee

Payment date: 20080704

Start annual number: 10

End annual number: 10

UR1001 Payment of annual fee

Payment date: 20090703

Start annual number: 11

End annual number: 11

UR1001 Payment of annual fee

Payment date: 20100712

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 20110705

Year of fee payment: 13

UR1001 Payment of annual fee

Payment date: 20110705

Start annual number: 13

End annual number: 13

EXPY Expiration of term