JPS6463811A - Synchronizing pulse generating circuit - Google Patents
Synchronizing pulse generating circuitInfo
- Publication number
- JPS6463811A JPS6463811A JP22100487A JP22100487A JPS6463811A JP S6463811 A JPS6463811 A JP S6463811A JP 22100487 A JP22100487 A JP 22100487A JP 22100487 A JP22100487 A JP 22100487A JP S6463811 A JPS6463811 A JP S6463811A
- Authority
- JP
- Japan
- Prior art keywords
- pulse signal
- synchronizing pulse
- pulses
- binary
- coded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Transmission And Conversion Of Sensor Element Output (AREA)
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To obtain a stable synchronizing pulse made free from deviation of synchronization, by a method wherein an interval between pulses at the respective times is divided equally into multiplies raised to the Mth power of 2 corresponding to the nonuniformity of the timing of a binary-coded pulse signal. CONSTITUTION:A clock pulse signal 28 having a repetition frequency being four times larger than the one of a synchronizing pulse signal 10 to be outputted is generated by a clock generating circuit 15. When a binary-coded pulse signal 8 is inputted to a doubling circuit 14-1, the synchronizing pulse signal 10 having a repetition frequency being a multiple thereof raised to the Mth power (M is a natural number) or 2 is outputted from a pulse doubling circuit 14-M. The synchronizing pulse signal 10 is formed by a method wherein the bottom of pulses of an inputted binary-coded pulse signal 8 is divided equally into pulses of one bit with a time interval between them. Doubled pulse signals 10-1,... can be obtained stably even if there is any deviation of timing between the pulses of the inputted binary-coded pulse signal 8. As a result, the accurate synchronizing pulse signal 10 having the repetition frequency being the multiple raised to the Mth power of 2 can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22100487A JPH0681016B2 (en) | 1987-09-03 | 1987-09-03 | Sync pulse generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22100487A JPH0681016B2 (en) | 1987-09-03 | 1987-09-03 | Sync pulse generator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6463811A true JPS6463811A (en) | 1989-03-09 |
JPH0681016B2 JPH0681016B2 (en) | 1994-10-12 |
Family
ID=16759963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22100487A Expired - Lifetime JPH0681016B2 (en) | 1987-09-03 | 1987-09-03 | Sync pulse generator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0681016B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008502857A (en) * | 2004-06-15 | 2008-01-31 | ルノー・エス・アー・エス | Auto parts mounting device |
-
1987
- 1987-09-03 JP JP22100487A patent/JPH0681016B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008502857A (en) * | 2004-06-15 | 2008-01-31 | ルノー・エス・アー・エス | Auto parts mounting device |
Also Published As
Publication number | Publication date |
---|---|
JPH0681016B2 (en) | 1994-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3470229D1 (en) | Test period generator for automatic test equipment | |
ES8702754A1 (en) | Frequency divider. | |
JPS6463811A (en) | Synchronizing pulse generating circuit | |
ES474038A1 (en) | Pulse control for an electric clock | |
JPS56106421A (en) | Constant ratio delay circuit | |
JPS57203213A (en) | Clock signal reproducing circuit | |
EP0282098A3 (en) | Synchronization signal generator without oscillator | |
JPS57164689A (en) | Pal system synchronizing signal generator | |
JPS564938A (en) | Phase synchronizing circuit | |
JPS6454924A (en) | Clock pulse generating circuit | |
JPS6437124A (en) | Pulse width modulating signal generator | |
DE3666316D1 (en) | Phase detector | |
SU1555908A1 (en) | Synchronous generator | |
JPS52142403A (en) | Signal synchronous system | |
JPS5491135A (en) | Vertical periodic signal sampling pulse generator circuit | |
JPS6436222A (en) | Simultaneous control method for two equipments | |
JPS5294058A (en) | Double clock pulse generating circuit | |
JPS57174958A (en) | Pseudo error pulse inserting circuit | |
JPS6449445A (en) | Control signal transmission method | |
JPS5665317A (en) | Synchronous reproduction system for data information | |
JPS5772420A (en) | Noise signal generating circuit | |
JPS5298571A (en) | Jitter measuring apparatus | |
JPS5466028A (en) | Synchronous coupler | |
JPS5371878A (en) | Marker generating circuit | |
JPS5773552A (en) | In-step synchronism type receiving circuit |