[go: up one dir, main page]

JPS6449445A - Control signal transmission method - Google Patents

Control signal transmission method

Info

Publication number
JPS6449445A
JPS6449445A JP20694287A JP20694287A JPS6449445A JP S6449445 A JPS6449445 A JP S6449445A JP 20694287 A JP20694287 A JP 20694287A JP 20694287 A JP20694287 A JP 20694287A JP S6449445 A JPS6449445 A JP S6449445A
Authority
JP
Japan
Prior art keywords
control signal
data
output
signal transmission
transmission method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20694287A
Other languages
Japanese (ja)
Other versions
JPH0691503B2 (en
Inventor
Takashi Sato
Tatsuo Fujiwara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP20694287A priority Critical patent/JPH0691503B2/en
Publication of JPS6449445A publication Critical patent/JPS6449445A/en
Publication of JPH0691503B2 publication Critical patent/JPH0691503B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To accurately maintain phase relation between a control signal and data in a transmission side at a reception side, by providing an OR circuit to find the OR of the output of first and second storage means. CONSTITUTION:The control signal is added on the input on one side of the first and second storage means 50 and 60. And first and second clock pulses at a time corresponding to a prescribed bit in one frame of the data are added on the input on the other side of the means 50 and 60. As a result, the data of the control signal are outputted from the means 50 and 60 at the time corresponding to the prescribed bit in one frame. The OR of those output is found at the OR circuit 70, and OR output is multiplexed at and transmitted from a multiplex part 80. In such a way, it is possible to maintain the phase relation between the control signal and the data in the transmission side accurately at the reception side when the change point of the ON/OFF of the control signal coincides with the generating point of the clock pulse.
JP20694287A 1987-08-20 1987-08-20 Control signal transmission device Expired - Fee Related JPH0691503B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20694287A JPH0691503B2 (en) 1987-08-20 1987-08-20 Control signal transmission device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20694287A JPH0691503B2 (en) 1987-08-20 1987-08-20 Control signal transmission device

Publications (2)

Publication Number Publication Date
JPS6449445A true JPS6449445A (en) 1989-02-23
JPH0691503B2 JPH0691503B2 (en) 1994-11-14

Family

ID=16531588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20694287A Expired - Fee Related JPH0691503B2 (en) 1987-08-20 1987-08-20 Control signal transmission device

Country Status (1)

Country Link
JP (1) JPH0691503B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006192978A (en) * 2005-01-11 2006-07-27 Nissan Motor Co Ltd Mounting structure for rearview mirror cover

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006192978A (en) * 2005-01-11 2006-07-27 Nissan Motor Co Ltd Mounting structure for rearview mirror cover

Also Published As

Publication number Publication date
JPH0691503B2 (en) 1994-11-14

Similar Documents

Publication Publication Date Title
EP0119616A3 (en) Programmable delay circuit
AU7106191A (en) Digital clock buffer circuit providing controllable delay
EP0322901A3 (en) Semiconductor integrated circuit
EP0292099A3 (en) Clock scheme for vlsi systems
JPS6477339A (en) Collision detecting type lan terminal interface module
KR890003147A (en) Selective Call Receiver
JPS55161447A (en) Data transmission system
JPS6449445A (en) Control signal transmission method
FI843302A0 (en) TIDSSEKVENTIELLT TELEVISIONSOEVERFOERINGSSYSTEM, SAERSKILT FOER EN VIDEOAPPARAT.
JPS55163934A (en) Digital signal transmitter
JPS55149553A (en) Specific pulse inserting and removing circuit in data transmission system
EP0142620A3 (en) System for compensating signal errors in a pcm audio transmission
JPS5413740A (en) Memory unit
JPS57116458A (en) Information transmitter
JPS52142403A (en) Signal synchronous system
JPS5538714A (en) Data transmission system
JPS5616340A (en) Multiplex transmission system of signal
JPS56159722A (en) Electronic computer system
JPS5455112A (en) Solid pickup unit
JPS57157660A (en) Signal transmission system
JPS551773A (en) Channel selector for automatic sweep receiver
JPS57174965A (en) Signal transmitter
KR970009298B1 (en) Signal mutiplexing circuit
JPS57207459A (en) Transmitter and receiver for multi-value balancing code for integration value control
KR940017476A (en) Line Delay Compensation Circuit of Digital Transmission System

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees