[go: up one dir, main page]

JPS6455639A - Memory access controller - Google Patents

Memory access controller

Info

Publication number
JPS6455639A
JPS6455639A JP62211466A JP21146687A JPS6455639A JP S6455639 A JPS6455639 A JP S6455639A JP 62211466 A JP62211466 A JP 62211466A JP 21146687 A JP21146687 A JP 21146687A JP S6455639 A JPS6455639 A JP S6455639A
Authority
JP
Japan
Prior art keywords
memory
cpu
disk devices
bios
normal disk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62211466A
Other languages
Japanese (ja)
Inventor
Koichi Awazu
Kiyoshi Murase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Computer Engineering Corp
Original Assignee
Toshiba Corp
Toshiba Computer Engineering Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Computer Engineering Corp filed Critical Toshiba Corp
Priority to JP62211466A priority Critical patent/JPS6455639A/en
Priority to US07/173,819 priority patent/US4984149A/en
Priority to KR8803333A priority patent/KR910007027B1/en
Publication of JPS6455639A publication Critical patent/JPS6455639A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To improve the compatibility with normal disk devices by controlling a memory in the same manner as normal disk devices under a basic input/output system. CONSTITUTION:A CPU 11 as the center of control of a system controls each peripheral device connected to the system in accordance with a disk operating system (DOS) and a basic input/output control system (BIOS) assigned to a memory 12. A disk area is assigned to a partial area or the overall area of the memory 12, and a memory control part 13 controls the main memory 12 under the control of the CPU 11 and converts the access address given through the BIOS to an actual address. A RAM is backed up by a backup power source 14. The CPU 11 and the memory control part 13 are connected through a CPU bus 15. Thus, the memory is controlled in the same manner as normal disk devices under the BIOS and the compatibility with normal disk devices is improved.
JP62211466A 1987-03-28 1987-08-27 Memory access controller Pending JPS6455639A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP62211466A JPS6455639A (en) 1987-08-27 1987-08-27 Memory access controller
US07/173,819 US4984149A (en) 1987-03-28 1988-03-28 Memory access control apparatus
KR8803333A KR910007027B1 (en) 1987-03-28 1988-03-28 Memory access control apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62211466A JPS6455639A (en) 1987-08-27 1987-08-27 Memory access controller

Publications (1)

Publication Number Publication Date
JPS6455639A true JPS6455639A (en) 1989-03-02

Family

ID=16606405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62211466A Pending JPS6455639A (en) 1987-03-28 1987-08-27 Memory access controller

Country Status (1)

Country Link
JP (1) JPS6455639A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0498374A2 (en) 1991-02-08 1992-08-12 Kabushiki Kaisha Toshiba Computer having function of resume process
US5226168A (en) * 1989-04-25 1993-07-06 Seiko Epson Corporation Semiconductor memory configured to emulate floppy and hard disk magnetic storage based upon a determined storage capacity of the semiconductor memory
JP2007128136A (en) * 2005-11-01 2007-05-24 Giga-Byte Technology Co Ltd Pseudo hard disk device and its method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62157934A (en) * 1985-12-28 1987-07-13 Casio Comput Co Ltd Memory address system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62157934A (en) * 1985-12-28 1987-07-13 Casio Comput Co Ltd Memory address system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226168A (en) * 1989-04-25 1993-07-06 Seiko Epson Corporation Semiconductor memory configured to emulate floppy and hard disk magnetic storage based upon a determined storage capacity of the semiconductor memory
EP0498374A2 (en) 1991-02-08 1992-08-12 Kabushiki Kaisha Toshiba Computer having function of resume process
JP2007128136A (en) * 2005-11-01 2007-05-24 Giga-Byte Technology Co Ltd Pseudo hard disk device and its method

Similar Documents

Publication Publication Date Title
MY107793A (en) Battery operated computer power management system
ATE110873T1 (en) VIRTUAL DISPLAY ADAPTER.
WO1997018505A3 (en) Method and arrangement for operating a mass memory storage peripheral computer device connected to a host computer
JPS6455639A (en) Memory access controller
EP0048816A3 (en) Virtual memory microcomputer architecture
CA2202156A1 (en) Gate-a20 and cpu reset circuit for microprocessor-based system
CA2016400A1 (en) Dual bus microcomputer system with programmable control of lock function
EP0331747A4 (en) Numerical controller
JPS5798025A (en) Channel controller
JPS5680734A (en) Memory system for control program of terminal device
JPS5353753A (en) Power consumption controller
JPS57143657A (en) Memory controlling system
JPS5483335A (en) Power source controller
JPS5730199A (en) Memory backup system for power failure
JPS5449483A (en) Process calculation control system
JPS545340A (en) Control system for input and output unit
JPS5483318A (en) Power source control unit
JPS5482946A (en) Duplex system of sequence controller
JPS5498125A (en) Control storage unit of computer
TW330260B (en) Jumperless add-on card architecture and self setup and diagnosis method
JPS5474655A (en) System control unit
EP0347179A3 (en) Anti-bounce logic for critical loads
JPS6431248A (en) Control system for peripheral lsi
JPS54142025A (en) Address system
JPS54157044A (en) Multiple inlet/outlet memory control system