[go: up one dir, main page]

JPS6410148B2 - - Google Patents

Info

Publication number
JPS6410148B2
JPS6410148B2 JP13286180A JP13286180A JPS6410148B2 JP S6410148 B2 JPS6410148 B2 JP S6410148B2 JP 13286180 A JP13286180 A JP 13286180A JP 13286180 A JP13286180 A JP 13286180A JP S6410148 B2 JPS6410148 B2 JP S6410148B2
Authority
JP
Japan
Prior art keywords
processing
input
output
processing device
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13286180A
Other languages
Japanese (ja)
Other versions
JPS5758453A (en
Inventor
Jusuke Yamamoto
Katsuyoshi Kin
Shiro Manabe
Kunitoshi Sugi
Kenji Seike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP13286180A priority Critical patent/JPS5758453A/en
Publication of JPS5758453A publication Critical patent/JPS5758453A/en
Publication of JPS6410148B2 publication Critical patent/JPS6410148B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing
    • H04M3/36Statistical metering, e.g. recording occasions when traffic exceeds capacity of trunks
    • H04M3/365Load metering of control unit

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)

Description

【発明の詳細な説明】 本発明は、複数の処理装置を入出力系と呼処理
系に機能分散して構成したマルチプロセツサ方式
の電子交換システムにおける輻輳規制方式に関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a congestion control system in a multiprocessor type electronic switching system in which a plurality of processing devices are divided in function into an input/output system and a call processing system.

交換システムにおいては、社会的な突発事件に
よる電話トラヒツクの増大、周辺通信網内におけ
る一時的な障害による迂回呼数の増大などによ
り、適性負過を超えた負荷が入力される場合があ
る。
In a switching system, a load exceeding the appropriate load may be applied due to an increase in telephone traffic due to a social emergency, an increase in the number of detoured calls due to a temporary failure in a surrounding communication network, etc.

このような輻輳事態を放置し、通常の接続動作
を続けようとすると、自交換システム内での処理
要求待合時間の増加、回線、レジスタ等交換動作
に必要なリソースの塞りによる無効動作の増加に
より、正常接続動作が悪影響を受け、サービス能
力の低下を招き、さらにはかかるサービス低下が
通信網全体に波及する事態となり得る。
If such congestion is left unaddressed and normal connection operations are continued, the waiting time for processing requests within the local exchange system will increase, and invalid operations will increase due to blockage of resources necessary for exchange operations such as lines and registers. As a result, normal connection operations are adversely affected, leading to a decline in service capability, and furthermore, such service decline may spread to the entire communication network.

従つて、交換システムにおいては、上記入力負
荷の輻輳程度を検知し、サービス対象を適性に抑
制することにより、システムの安定動作を保証す
るような輻輳規制方式が必要である。
Therefore, the switching system requires a congestion control method that guarantees stable operation of the system by detecting the degree of congestion of the input load and appropriately suppressing service targets.

従来、電子交換システムを単独のデータ処理装
置による集中制御方式で構成した場合は、外部負
荷の輻輳程度を処理装置内部における処理要求負
荷の輻輳状況を監視する複雑な統計処理プログラ
ムによつて判断していたが、複数の処理装置を用
いたマルチプロセツサ方式にこの方法を適用する
ためには、分散して設置された多数の処理装置の
輻輳程度を定量的に知る必要があり、プログラム
処理がさらに複雑化し、又、処理装置の輻輳程度
を収集するための情報伝達経路が複雑になるとい
う欠点がある。
Conventionally, when an electronic exchange system is configured using a centralized control method using a single data processing device, the degree of congestion of external loads is determined using a complex statistical processing program that monitors the congestion status of processing request loads within the processing device. However, in order to apply this method to a multiprocessor system using multiple processing devices, it is necessary to quantitatively know the degree of congestion of a large number of distributed processing devices, and the program processing Further, there is a drawback that the information transmission path for collecting the degree of congestion of the processing device becomes complicated.

本発明の目的は、上記マルチプロセツサ方式の
電子交換システムにおいて、システムに入力され
る負荷の輻輳状況に応じて適確なる規制制御を行
ない得る簡単かつ確実な輻輳規制方式を提供する
にある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a simple and reliable congestion regulation method in the multiprocessor type electronic switching system that can perform appropriate regulation control according to the congestion status of the load input to the system.

この目的を達成するため本発明は、入出力系の
入出力処理装置と呼処理系の呼処理装置との間に
生じる処理要求を処理装置間通信装置内に一旦蓄
積した後伝達するとともに、処理装置間通信装置
内における前記処理要求の滞留状況を検出する手
段を設け、この検出手段により検出された滞留し
ている処理要求の数が所定数を越えるときは、処
理装置間通信装置からの規制信号に応じて入出力
処理装置が収容回線の入力負荷に対する規制動作
を行なうこととした。
In order to achieve this object, the present invention stores processing requests that occur between an input/output processing device in an input/output system and a call processing device in a call processing system, and then transmits them, and A means for detecting the accumulation status of the processing requests in the inter-processing communication device is provided, and when the number of accumulated processing requests detected by the detection means exceeds a predetermined number, the inter-processing communication device issues a restriction. It was decided that the input/output processing device would perform a regulating operation for the input load of the accommodation line in response to the signal.

次に、本発明の一実施例を、第1図、第2図を
用いて詳細に説明する。第1図は本発明による輻
輳規制方式を適用したマルチプロセツサ方式電子
交換システムの1構成例を示すブロツク図であ
る。
Next, one embodiment of the present invention will be described in detail using FIGS. 1 and 2. FIG. 1 is a block diagram showing an example of the configuration of a multiprocessor type electronic switching system to which a congestion control method according to the present invention is applied.

図においてLo〜Lj,…,Lk〜Llは、通信回線
であり、適当な単位毎に通話路装置1o〜1iに
分散収容される。通話装置1o〜1iは、回線L
−の監視、制御、接続回路から構成される。2o
〜2iは入出力処理装置であり、通話路装置1o
〜1iと1対1の形で接続され、回線L−の監視
信号、選択信号を受信し、呼処理装置40に対
し、処理要求を送出する。呼処理装置40は、呼
の状態を記憶しており、入出力処理装置2o〜2
iから送出された処理要求をサービス条件に照ら
して分析し、呼に対する制御内容を決定し、入出
力処理装置2o〜2iに対して処理要求を返送す
る。入出力処理装置2o〜2iは呼処理装置40
からの処理要求に応じて通話路装置1o〜1iを
制御し、交換動作を行なう。
In the figure, Lo to Lj, . The communication devices 1o to 1i are connected to the line L.
- consists of monitoring, control and connection circuits. 2o
~2i is an input/output processing device, and communication path device 1o
1i on a one-to-one basis, receives the monitoring signal and selection signal of the line L-, and sends a processing request to the call processing device 40. The call processing device 40 stores the state of the call, and the input/output processing devices 2o to 2
The processing request sent from i is analyzed in light of the service conditions, the content of control for the call is determined, and the processing request is returned to the input/output processing devices 2o to 2i. The input/output processing devices 2o to 2i are call processing devices 40
The communication path devices 1o to 1i are controlled in response to processing requests from the communication path devices 1o to 1i, and exchange operations are performed.

上記構成において、30は入出力処理装置2o
〜2iと呼処理装置40間に生ずる処理要求を蓄
積伝達するための処理装置間通信装置であり、蓄
積伝達される処理要求の滞留状況を検出する手段
を有する。
In the above configuration, 30 is the input/output processing device 2o
2i and the call processing device 40 and is an inter-processing device communication device for storing and transmitting processing requests generated between the call processing device 40 and the call processing device 40, and has means for detecting the accumulation status of processing requests that are stored and transmitted.

第2図は第1図における処理装置間通信装置3
0の具前体的構成例を示すブロツク図である。な
お、第2図においては、説明を簡単にするため本
発明に係る部分のみを示し、呼処理装置40から
入出力処理装置2o〜2iへの処理要求の反送に
ついては図示及び説明を省略する。
FIG. 2 shows the communication device 3 between processing devices in FIG. 1.
FIG. 2 is a block diagram showing an example of a specific configuration of 0. In addition, in FIG. 2, in order to simplify the explanation, only the parts related to the present invention are shown, and illustration and explanation of the retransmission of processing requests from the call processing device 40 to the input/output processing devices 2o to 2i are omitted. .

第2図において、処理装置間通信装置30は、
処理要求の蓄積を行なう蓄積回路31、蓄積回路
31内にある処理要求数を計数する計数回路3
2、計数回路32の指数の判定を行なう判定回路
33及び規制表示用フリツプフロツプ34から構
成される。また、蓄積回路31は入出力処理装置
2o〜2iと入力情報線23o〜23iにより接
続され、呼処理装置40と出力情報線34oによ
つて接続される。さらに、規制表示用フリツプフ
ロツプ34の出力は規制信号線50によつて各入
出力処理装置2o〜2iに伝達される。
In FIG. 2, the inter-processing device communication device 30 is
an accumulation circuit 31 that accumulates processing requests; a counting circuit 3 that counts the number of processing requests in the accumulation circuit 31;
2. It is composed of a determination circuit 33 for determining the index of the counting circuit 32 and a flip-flop 34 for regulation display. Further, the storage circuit 31 is connected to the input/output processing devices 2o to 2i by input information lines 23o to 23i, and to the call processing device 40 by an output information line 34o. Further, the output of the regulation display flip-flop 34 is transmitted to each input/output processing device 2o to 2i via a regulation signal line 50.

第2図に示す実施例にいて、入出力処理装置2
o〜2iから送出された処理要求は、情報線23
o〜23iを径て処理回線間通信装置30に到達
し、蓄積回路31に順次蓄積され計数回路32の
歩進が行なわれる。蓄積された処理要求は呼処理
装置40の読取動作に応じて順次情報源34oを
経て呼処理装置40へ伝達され、それに伴つて計
数回路32が減算計数される。上記において回線
の入力負荷の輻輳が発生し、入出力処理回線2o
〜2iから呼処理装置40に対する処理要求が多
発し、呼処理装置40の能力を超えると、蓄積回
路31内に滞留する処理要求の数が漸増する。こ
れに伴ない計数回路32の指数が漸増していく。
判定回路33は計数回路32の指数が一定数に達
することにより動作し、規制表示用フリツプフロ
ツプ34をセツトする。この結果、滞留する処理
要求の数がある一定限度を越えると、規制信号が
信号線50を経て各入出力システム装置2o〜2
iに対して送出され、入出力処理装置2o〜2i
は適切な回線の入力負荷に対する規制動作を開始
することができる。
In the embodiment shown in FIG.
Processing requests sent from o to 2i are sent via the information line 23.
The data reaches the inter-processing line communication device 30 via the lines 0 to 23i, is sequentially stored in the storage circuit 31, and is incremented by the counting circuit 32. The accumulated processing requests are sequentially transmitted to the call processing device 40 via the information source 34o in accordance with the reading operation of the call processing device 40, and the counting circuit 32 performs subtraction counting accordingly. In the above case, line input load congestion occurs, and input/output processing line 2o
2i, the number of processing requests to the call processing device 40 increases, and when the capacity of the call processing device 40 is exceeded, the number of processing requests staying in the storage circuit 31 gradually increases. Along with this, the index of the counting circuit 32 gradually increases.
The determination circuit 33 operates when the index of the counting circuit 32 reaches a certain number, and sets the flip-flop 34 for regulation display. As a result, when the number of accumulated processing requests exceeds a certain limit, a regulation signal is sent to each input/output system device 2o to 2 via the signal line 50.
i, and the input/output processing devices 2o to 2i
may initiate regulation actions for the input load of the appropriate line.

この状態は呼処理装置40が蓄積回路31内に
滞留していた処理要求を順次読取り、処理するこ
とにより計数回路32の指数が一定値以下まで下
ることによつて判定回路33が復旧し、規制表示
用フリツプフロツプ34をリセツトするまで継続
する。
In this state, the call processing device 40 sequentially reads and processes the processing requests accumulated in the storage circuit 31, and when the index of the counting circuit 32 falls below a certain value, the judgment circuit 33 is restored and the regulation is stopped. This continues until the display flip-flop 34 is reset.

以上説明した如く、本発明によれば、マルチプ
ロセツサ方式による電子交換システムの輻輳程度
を、入出力処理装置と呼処理装置間に接続される
処理装置間通信装置内に処理要求の滞留状況を検
出する手段を設けることで検出し、その検出結果
に応じて入出力処理装置が収容回線の入力負荷に
対する規制動作を行なうことが可能となり、経済
的かつ適確な輻輳規制方式が実現できる。
As explained above, according to the present invention, the degree of congestion in a multiprocessor-based electronic switching system can be determined by determining the accumulation status of processing requests in the communication device between processing devices connected between the input/output processing device and the call processing device. By providing a detection means, the input/output processing device can perform a regulation operation for the input load of the accommodation line according to the detection result, and an economical and accurate congestion regulation method can be realized.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明による輻輳規制方式を適用した
マルチプロセツサ方式電子交換システムの1構成
例を示すブロツク図、第2図は第1図における処
理装置間通信装置の詳細を示すブロツク図であ
る。 Lo〜Lj,…,Lk〜Ll……通信回線、1o〜1
i……通話路装置、2o〜2i……入出力処理装
置、30……処理装置間通信装置、40……呼処
理装置、31……蓄積回路、32……計数回路、
33……判定回路、34……規制表示用フリツプ
フロツプ、23o〜23i,34o……情報線、
50……規制信号線。
FIG. 1 is a block diagram showing an example of the configuration of a multiprocessor type electronic switching system to which the congestion control method according to the present invention is applied, and FIG. 2 is a block diagram showing details of the interprocessor communication device in FIG. 1. . Lo~Lj,...,Lk~Ll...communication line, 1o~1
i... Communication path device, 2o to 2i... Input/output processing device, 30... Communication device between processing devices, 40... Call processing device, 31... Storage circuit, 32... Counting circuit,
33... Judgment circuit, 34... Flip-flop for regulation display, 23o to 23i, 34o... Information line,
50...Regulation signal line.

Claims (1)

【特許請求の範囲】[Claims] 1 複数の処理装置を入出力系と呼処理系に機能
分散して構成したマルチプロセツサ方式の電子交
換システムにおける輻輳規制方式において、入出
力系の入出力処理装置と呼処理系の呼処理装置と
の間に生じる処理要求を処理装置間通信装置内に
一旦蓄積した後伝達するとともに、該処理装置間
通信装置内における前記処理要求の滞留状況を検
出する手段を設け、該手段により検出された滞留
している処理要求の数が所定数を越えるときは、
前記処理装置間通信装置からの規制信号に応じて
前記入出力処理装置が収容回線の入力負荷に対す
る規制動作を行なうことを特徴とする輻輳規制方
式。
1. In a congestion control system in a multiprocessor type electronic switching system in which multiple processing devices are configured with functions distributed into an input/output system and a call processing system, the input/output processing device of the input/output system and the call processing device of the call processing system A means is provided for transmitting the processing requests that occur between the processors after being stored in the inter-processor communication device, and for detecting the accumulation status of the processing requests in the inter-processor communication device, and the processing requests detected by the means are When the number of pending processing requests exceeds the specified number,
A congestion control method, wherein the input/output processing device performs a control operation for the input load of the accommodation line in response to a control signal from the inter-processor communication device.
JP13286180A 1980-09-26 1980-09-26 Regulating system Granted JPS5758453A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13286180A JPS5758453A (en) 1980-09-26 1980-09-26 Regulating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13286180A JPS5758453A (en) 1980-09-26 1980-09-26 Regulating system

Publications (2)

Publication Number Publication Date
JPS5758453A JPS5758453A (en) 1982-04-08
JPS6410148B2 true JPS6410148B2 (en) 1989-02-21

Family

ID=15091243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13286180A Granted JPS5758453A (en) 1980-09-26 1980-09-26 Regulating system

Country Status (1)

Country Link
JP (1) JPS5758453A (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3236130A1 (en) * 1982-09-29 1984-03-29 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS WITH CENTRAL INFORMATION PROCESSING DEVICES WITH OVERLOAD SIGNALING
DE3311900A1 (en) * 1983-03-31 1984-10-04 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS WITH INFORMATION-PROCESSING SWITCHGEAR AND DEVICES TO DEFEND OVERLOAD
DE3311972A1 (en) * 1983-03-31 1984-10-04 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS WITH INFORMATION-PROCESSING SWITCHGEAR AND DEVICES TO DEFEND OVERLOAD
DE3311912A1 (en) * 1983-03-31 1984-10-11 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS WITH INFORMATION-PROVIDING SWITCHGEAR AND DEVICES TO DEFEND OVERLOAD
DE3311875A1 (en) * 1983-03-31 1984-10-04 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS, WITH INFORMATION PROCESSING SWITCHGEAR AND DEVICES TO REDUCE OVERLOAD
JPS59188265A (en) * 1983-04-11 1984-10-25 Hitachi Ltd Voice response device incoming call restriction method
JPS61267441A (en) * 1985-05-22 1986-11-27 Nec Corp Line load control system
JPH0761100B2 (en) * 1988-06-17 1995-06-28 富士通株式会社 Transmission control method
JPH0696812B2 (en) * 1988-09-26 1994-11-30 旭化成工業株式会社 Intermingled yarn manufacturing method
JP2006175489A (en) * 2004-12-24 2006-07-06 Aisin Seiki Co Ltd Cooling medium/release agent-spraying apparatus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5350601A (en) * 1976-10-19 1978-05-09 Nec Corp Starting system for central control circuit

Also Published As

Publication number Publication date
JPS5758453A (en) 1982-04-08

Similar Documents

Publication Publication Date Title
US4495570A (en) Processing request allocator for assignment of loads in a distributed processing system
CN112965879A (en) Data processing method and device, electronic equipment and readable storage medium
JPS6410148B2 (en)
US20200169480A1 (en) Setting device, system, and setting method for cloud service
US5664090A (en) Processor system and method for maintaining internal state consistency between active and stand-by modules
US6519330B2 (en) Traffic data collection technique
JP6907140B2 (en) Communication control system and communication control method
JPWO2020161788A1 (en) Information processing equipment, information processing systems, programs and information processing methods
JPH03266100A (en) Multiple condition setting alarm monitoring system
JPS5926158B2 (en) Overload control method
KR20220055661A (en) Edge service processing system and control method thereof
CN115242649B (en) Data return method and system
JPS63146153A (en) System for processing interprocessor exclusive control
CN118295789B (en) A telemetry and remote control system, method, device, storage medium and electronic equipment
KR940007832B1 (en) How to Measure Processor Load in Real-Time Systems
CN117097635B (en) Method, device, storage medium and equipment for calling link sampling
KR100237452B1 (en) Traffic control method and exchange management device for NMS and exchange period using memory device
KR940001697B1 (en) Overload control system of electronic exchange
JPH04178705A (en) diagnostic equipment
JP2618128B2 (en) Congestion control method and apparatus
Chou et al. Simulation of Centralized Computer Communications Systems
JPS5826057B2 (en) complex computer system
JP2699604B2 (en) Bus connection device
CN119182716A (en) Service interface flow control method, device, equipment, medium and program product
KR960013979B1 (en) O.2 Signaling Occupied Line Occupancy Control Method in Parallel Processing Software Architecture