[go: up one dir, main page]

JPS6362144B2 - - Google Patents

Info

Publication number
JPS6362144B2
JPS6362144B2 JP56210394A JP21039481A JPS6362144B2 JP S6362144 B2 JPS6362144 B2 JP S6362144B2 JP 56210394 A JP56210394 A JP 56210394A JP 21039481 A JP21039481 A JP 21039481A JP S6362144 B2 JPS6362144 B2 JP S6362144B2
Authority
JP
Japan
Prior art keywords
clock pulse
phase
pulse
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56210394A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58116828A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP56210394A priority Critical patent/JPS58116828A/ja
Publication of JPS58116828A publication Critical patent/JPS58116828A/ja
Publication of JPS6362144B2 publication Critical patent/JPS6362144B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56210394A 1981-12-30 1981-12-30 クロツクパルス発生回路 Granted JPS58116828A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56210394A JPS58116828A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56210394A JPS58116828A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Publications (2)

Publication Number Publication Date
JPS58116828A JPS58116828A (ja) 1983-07-12
JPS6362144B2 true JPS6362144B2 (es) 1988-12-01

Family

ID=16588596

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56210394A Granted JPS58116828A (ja) 1981-12-30 1981-12-30 クロツクパルス発生回路

Country Status (1)

Country Link
JP (1) JPS58116828A (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02211735A (ja) * 1989-02-10 1990-08-23 Matsushita Electric Ind Co Ltd ビット同期装置

Also Published As

Publication number Publication date
JPS58116828A (ja) 1983-07-12

Similar Documents

Publication Publication Date Title
EP0157701B1 (en) Phase synchronization circuit
US5025461A (en) Method of and circuit arrangement for recovering a bit clock from a received digital communication signal
JP2597239B2 (ja) ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法
US6072370A (en) Clock extraction circuit
US5068717A (en) Method and apparatus for synchronization in a digital composite video system
JPH051943B2 (es)
JPS6362144B2 (es)
JPH0124992Y2 (es)
JPH0158898B2 (es)
JPS632511B2 (es)
JPS635327Y2 (es)
JP3371913B2 (ja) 波形歪補正装置
JPS6362145B2 (es)
JPH0231553B2 (es)
JPS6258598B2 (es)
JPS58221536A (ja) クロツクパルス発生装置
JPS581387A (ja) サンプリングクロツク再生回路
JPH0141068B2 (es)
JPS6254271B2 (es)
JPS58201479A (ja) クロツク再生装置
JP3110084B2 (ja) 受信タイミング制御装置
JPS6365255B2 (es)
JPS5819055A (ja) クロツク再生回路
JPS6254272B2 (es)
JPH08223044A (ja) Fmデコーダ