[go: up one dir, main page]

JPS6216694Y2 - - Google Patents

Info

Publication number
JPS6216694Y2
JPS6216694Y2 JP14424977U JP14424977U JPS6216694Y2 JP S6216694 Y2 JPS6216694 Y2 JP S6216694Y2 JP 14424977 U JP14424977 U JP 14424977U JP 14424977 U JP14424977 U JP 14424977U JP S6216694 Y2 JPS6216694 Y2 JP S6216694Y2
Authority
JP
Japan
Prior art keywords
signal
circuit
cfar
logarithmic
radar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14424977U
Other languages
Japanese (ja)
Other versions
JPS5470378U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14424977U priority Critical patent/JPS6216694Y2/ja
Publication of JPS5470378U publication Critical patent/JPS5470378U/ja
Application granted granted Critical
Publication of JPS6216694Y2 publication Critical patent/JPS6216694Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Description

【考案の詳細な説明】 本考案はレーダ受信装置に関し、特に高周波パ
ルス信号を空中線より空間に放射し、レーダ探索
空間からの反射信号を受信するパルスレーダ装置
において、受信信号中の目標信号以外の不要受信
信号の誤検出を抑制するに有用な受信装置に関す
るものである。
[Detailed description of the invention] The present invention relates to a radar receiving device, and particularly to a pulse radar device that emits a high-frequency pulse signal into space from an antenna and receives a reflected signal from a radar search space. The present invention relates to a receiving device useful for suppressing erroneous detection of unnecessary received signals.

レーダ受信信号の中には目標信号以外に不要な
受信信号(たとえば大地,山岳等からの反射受信
信号、海面からの反射受信信号、雨雲等からの反
射受信信号、等々;以下これら不要受信信号をク
ラツタ信号と呼ぶ)が含まれているため、これら
クラツタ信号により目標信号検出が不可能になつ
たり、あるいは目標信号以外に目標信号と誤つて
クラツタ信号を検出したりする場合が生じる。こ
のためレーダ装置においては、従来より、クラツ
タ信号を除去あるいは減少させる種々の技術が採
用されており、その代表例として移動目標表示装
置(Moving Target Indicator:以下MTI装置と
呼ぶ)およびCFAR受信装置(Constant False
Alarm Rate Receiver:以下CFAR受信装置と呼
ぶ)が良く知られている(たとえばMerril I.
Skolnik“RADAR HAND BOOK”Chapter
17,MTI RadarおよびSection 5.8,CFAR
Consideration参照)。MTI装置は大地,山岳,建
物等からの反射受信信号(以下固定クラツタ信号
と呼ぶ)を除去し、航空機,船舶等からの反射受
信信号を検出する装置であるが、従来のパルスレ
ーダ装置に使用されてきたMTI装置、特にコヒ
アレント(Coherent)MTI装置は固定クラツタ
信号以外のクラツタ信号(たとえば海面クラツタ
信号,雨雲クラツタ信号等:以下移動クラツタ信
号と呼ぶ)に対して顕著なクラツタ信号除去性能
を持たない欠点を有している。一方CFAR受信装
置、特に対数増幅器を使用したCFAR受信装置
(以下対数CFAR受信装置と呼ぶ)は移動クラツ
タ受信信号を受信機雑音レベル近くにまで減少さ
せる性能を有している(たとえばJ.Croney
“Clutter on Radar Displa−ys”Wireless
Engineer pp83−96,April,1956参照)。したが
つてMTI装置と対数CFAR受信装置とを組み合わ
せ併用することにより有効にクラツタ信号を除去
あるいは減少させるレーダ受信装置が提案され実
用化されてきている。しかしこの種のレーダ受信
装置は、使用する対数増幅器がその対数特性範囲
の下限を受信機雑音レベルより低いレベルの点ま
で持つため(たとえば受信機雑音レベルより約
20dB低いレベルの点まで持つ)、第1図に示すよ
うに、MTI装置により受信機雑音レベル以下に
まで除去された固定クラツタ信号成分が対数
CFAR受信装置を通過することにより逆に受信機
雑音レベル近くにまで増強され、このため固定ク
ラツタの消え残り信号が誤まつて検出されるとい
う欠点を有している。以下に1つの具体例をあげ
てこの種の従来受信装置の欠点についてさらに説
明を行う。
In addition to the target signal, radar received signals include unnecessary received signals (e.g. reflected received signals from the earth, mountains, etc., reflected received signals from the sea surface, reflected received signals from rain clouds, etc.; hereinafter, these unnecessary received signals are These clutter signals may make it impossible to detect the target signal, or the clutter signal may be mistakenly detected as a target signal other than the target signal. For this reason, radar devices have conventionally adopted various techniques to remove or reduce clutter signals. Typical examples include a moving target indicator (hereinafter referred to as an MTI device) and a CFAR receiver (hereinafter referred to as an MTI device). Constant False
Alarm Rate Receivers (hereinafter referred to as CFAR receivers) are well known (for example, Merrill I.
Skolnik“RADAR HAND BOOK”Chapter
17, MTI Radar and Section 5.8, CFAR
(See Considerations). MTI equipment is a device that removes reflected received signals from the ground, mountains, buildings, etc. (hereinafter referred to as fixed clutter signals) and detects reflected received signals from aircraft, ships, etc., and is used in conventional pulse radar equipment. MTI devices that have been developed, especially coherent MTI devices, have remarkable clutter signal removal performance for clutter signals other than fixed clutter signals (e.g., sea surface clutter signals, rain cloud clutter signals, etc., hereinafter referred to as moving clutter signals). It has no drawbacks. On the other hand, CFAR receivers, especially CFAR receivers using logarithmic amplifiers (hereinafter referred to as logarithmic CFAR receivers), have the ability to reduce moving clutter received signals to near the receiver noise level (for example, J.Croney
“Clutter on Radar Displays”Wireless
Engineer pp83-96, April, 1956). Therefore, a radar receiving device that effectively eliminates or reduces clutter signals by using a combination of an MTI device and a logarithmic CFAR receiving device has been proposed and put into practical use. However, this type of radar receiver is difficult to use because the logarithmic amplifier used has the lower limit of its logarithmic characteristic range to a point below the receiver noise level (e.g., approximately below the receiver noise level).
As shown in Figure 1, the fixed clutter signal component removed by the MTI device to a point below the receiver noise level is logarithmically
On the contrary, when the signal passes through the CFAR receiver, it is amplified to near the receiver noise level, which has the disadvantage that signals remaining from fixed clutter may be erroneously detected. Below, one specific example will be given to further explain the drawbacks of this type of conventional receiving device.

先ず第2図に従来の受信装置の構成図を一例と
して示す。1はMTI受信回路2の入力であり、
第1図aに示されるような中間周波数の受信信号
が入力される。MTI受信回路2の出力信号3は
対数CFAR受信回路4の入力となる。信号3は
MTI装置の出力信号である第1図bに示される
ような固定クラツタ信号が受信機雑音レベル以下
にまで除去されている信号である。図中A′は固
定クラツタ消え残り信号を、C′は雨雲クラツタ
消え残り信号を、Dは目標信号を、Eは目標検出
レベルを各々示す。対数CFAR受信回路4の入力
信号は対数増幅器5に接続され、信号振幅が第3
図に示されるような対数特性を持つように変換さ
れる。図中、Aは固定クラツタ消え残り信号を、
Bは受信機雑音を、Cは雨雲クラツタ消え残り信
号を各々示す。又、Gは対数特性範囲を示す。こ
のような変換により対数増幅器5の出力において
はクラツタ信号の変化成分の振幅は受信機雑音の
変化成分の振幅とほぼ同じレベルになる。対数増
幅器5の出力信号は平均値検出器6および信号遅
延器7の入力となる。平均値検出器6は入力信号
の平均値分(あるいは直流分)を検出するもので
ある。信号遅延器7は、平均値検出器6にて生じ
る信号遅延時間に合わせた遅延時間を入力信号に
与えるものである。減算器8は信号遅延器7の出
力信号から平均値検出器6の出力信号を減じるも
のである。このような回路動作により入力信号か
らその平均値分(あるいは直流分)が除かれて、
その結果クラツタ信号は受信機雑音レベルとほぼ
同じレベルになる。この減算器8の出力信号は逆
対数増幅器9により直線系の信号に戻されて対数
CFAR受信回路4の出力となる(第1図C)。尚
図中Fは誤検出されるクラツタ信号を示す。
First, FIG. 2 shows an example of the configuration of a conventional receiver. 1 is the input of the MTI receiver circuit 2,
An intermediate frequency reception signal as shown in FIG. 1a is input. The output signal 3 of the MTI reception circuit 2 is input to the logarithmic CFAR reception circuit 4. The signal 3 is
The output signal of the MTI device is a signal in which the fixed clutter signal as shown in FIG. 1b has been removed to below the receiver noise level. In the figure, A' indicates the fixed clutter remaining signal, C' indicates the rain cloud clutter remaining signal, D indicates the target signal, and E indicates the target detection level. The input signal of the logarithmic CFAR receiving circuit 4 is connected to a logarithmic amplifier 5, and the signal amplitude is increased by 3.
The signal is converted to have a logarithmic characteristic as shown in the figure. In the figure, A is the fixed clutter residual signal,
B indicates receiver noise, and C indicates the remaining signal after the rain cloud clutter has disappeared. Also, G indicates the logarithmic characteristic range. By such conversion, the amplitude of the changing component of the clutter signal at the output of the logarithmic amplifier 5 becomes approximately the same level as the amplitude of the changing component of the receiver noise. The output signal of the logarithmic amplifier 5 becomes the input of the average value detector 6 and the signal delayer 7. The average value detector 6 detects the average value (or DC component) of the input signal. The signal delayer 7 gives the input signal a delay time that matches the signal delay time generated by the average value detector 6. The subtractor 8 subtracts the output signal of the average value detector 6 from the output signal of the signal delayer 7. By such circuit operation, the average value (or DC component) is removed from the input signal, and
As a result, the clutter signal is at approximately the same level as the receiver noise level. The output signal of the subtractor 8 is converted back to a linear signal by the antilogarithmic amplifier 9, and then converted to a logarithmic signal.
This is the output of the CFAR receiving circuit 4 (FIG. 1C). In the figure, F indicates a cluster signal that is erroneously detected.

以上の説明から明らかのように、従来受信装置
は受信機雑音レベルよりも大きなクラツタ信号を
受信機雑音レベルにまで抑圧するすぐれたクラツ
タ信号抑圧性能を有するが、その反面、受信機雑
音レベルよりも小さなクラツタ信号(主として固
定クラツタの消え残り信号A′)をも受信機雑音
レベルにまで持ち上げ、(A″は増強された固定ク
ラツタ消え残り信号を、C″は抑圧された雨雲ク
ラツタ信号を示す)小さなクラツタ信号レベルを
逆に増強するという欠点を有している。
As is clear from the above explanation, conventional receivers have excellent clutter signal suppression performance that suppresses clutter signals that are larger than the receiver noise level to the receiver noise level. It also raises small clutter signals (mainly fixed clutter residual signal A′) to the receiver noise level (A″ indicates the enhanced fixed clutter residual signal, C″ indicates the suppressed rain cloud clutter signal). This method has the disadvantage of intensifying small clutter signal levels.

本考案は、このようなMTI装置と対数CFAR受
信装置とを組み合わせ併用するレーダ受信装置に
てクラツタ信号を抑圧・除去する場合、MTI装
置の出力信号に対し対数CFAR受信処理する信号
系統の他に対数CFAR受信処理しない信号系統を
追加し、この2つの信号系統の出力信号を最適に
選択して受信装置出力信号とすることにより上記
欠点を除去したすぐれたクラツタ信号抑圧・除去
性能を有するレーダ受信装置を提供するものであ
る。
The present invention proposes that when suppressing and removing clutter signals in a radar receiver that uses a combination of such an MTI device and a logarithmic CFAR receiver, in addition to the signal system that performs logarithmic CFAR reception processing on the output signal of the MTI device. Radar reception with excellent clutter signal suppression and removal performance that eliminates the above drawbacks by adding a signal system that does not undergo logarithmic CFAR reception processing and optimally selecting the output signals of these two signal systems as the receiver output signal. It provides equipment.

本考案によれば、信号処理により固定クラツタ
成分が抑圧されたレーダ信号を受け、この信号に
対して対数CFAR(Constant False Alarm
Rate)処理を施す対数CFAR回路と;前記レーダ
信号と前記対数CFAR回路の出力信号を時分割選
択して出力する選択回路と;探索空間の所定領域
からの反射信号について前記信号処理後に得られ
る信号に係わる信号の平均値を求め平均値信号を
出力する平均値回路と;受信機雑音レベルに相当
する基準レベル信号を出力する基準レベル発生回
路と;前記平均値信号が前記基準レベル信号より
も大きいときに前記対数CFAR回路の出力信号を
出力し、小さいときに前記レーダ信号を出力する
ように前記選択回路を制御する制御信号を発生す
る比較回路とを備えることを特徴とするレーダ受
信装置が得られる。
According to the present invention, a radar signal whose fixed clutter component has been suppressed through signal processing is received, and a logarithmic CFAR (Constant False Alarm) is applied to this signal.
a logarithmic CFAR circuit that performs time-division selection and output of the radar signal and the output signal of the logarithmic CFAR circuit; a signal obtained after the signal processing of the reflected signal from a predetermined region of the search space; an average value circuit that calculates the average value of signals related to the signal and outputs the average value signal; a reference level generation circuit that outputs a reference level signal corresponding to the receiver noise level; the average value signal is larger than the reference level signal. and a comparison circuit that generates a control signal that controls the selection circuit to output the output signal of the logarithmic CFAR circuit and output the radar signal when the output signal is small. It will be done.

次に本考案の実施例について図面を参照して説
明する。第4図は本考案にもとずいたレーダ受信
装置の構成図の一例であり、入力端子10と、対
数CFAR受信回路11と、この対数CFAR受信回
路11の出力信号と入力端子10からの入力信号
とを選択切換えて出力端子23に信号を出力する
信号選択回路17と、この信号選択回路17がど
ちらの信号を選択して出力するかを制御するため
の制御信号を発生する選択制御信号発生回路20
とを含んでいる。
Next, embodiments of the present invention will be described with reference to the drawings. FIG. 4 is an example of a configuration diagram of a radar receiving device based on the present invention, showing an input terminal 10, a logarithmic CFAR receiving circuit 11, an output signal of this logarithmic CFAR receiving circuit 11, and an input from the input terminal 10. a signal selection circuit 17 that selectively switches between signals and outputs the signal to the output terminal 23; and a selection control signal generator that generates a control signal for controlling which signal the signal selection circuit 17 selects and outputs. circuit 20
Contains.

対数CFAR受信回路11を構成する対数増幅器
12、平均値検出器13、信号遅延器14、減算
器15および逆対数増幅器16は第2図に示した
従来の対数CFAR受信回路に使用されているもの
と全く同じである。信号選択回路17は信号遅延
器18と選択器19とから構成され、選択制御信
号発生回路20は基準レベル信号発生器21と比
較器22とから構成されている。
The logarithmic amplifier 12, average value detector 13, signal delay unit 14, subtractor 15, and antilogarithm amplifier 16 that constitute the logarithmic CFAR receiving circuit 11 are those used in the conventional logarithmic CFAR receiving circuit shown in FIG. is exactly the same. The signal selection circuit 17 is composed of a signal delayer 18 and a selector 19, and the selection control signal generation circuit 20 is composed of a reference level signal generator 21 and a comparator 22.

入力端子10に入力されたレーダ受信信号は対
数CFAR受信回路11により対数CFAR処理され
て、その出力信号は信号選択回路17の入力とな
る。対数CFAR処理動作は第2図の例で説明した
従来の対数CFAR処理動作と全く同じである。信
号選択回路17の他方の入力には入力端子10へ
入力されている対数CFAR処理されないレーダ受
信信号が入力され、その信号は信号遅延器18に
より時間遅延される。すなわち、対数CFAR受信
回路11にて生じる信号遅延時間と同じ遅延時間
が信号遅延器18によつて与えられる。
The radar reception signal input to the input terminal 10 is subjected to logarithmic CFAR processing by the logarithmic CFAR receiving circuit 11, and its output signal is input to the signal selection circuit 17. The logarithmic CFAR processing operation is exactly the same as the conventional logarithmic CFAR processing operation described in the example of FIG. The other input of the signal selection circuit 17 receives the radar reception signal that has not been subjected to logarithmic CFAR processing and is input to the input terminal 10 , and is time-delayed by the signal delay device 18 . That is, the same delay time as the signal delay time generated in the logarithmic CFAR receiving circuit 11 is provided by the signal delay device 18.

信号選択回路17へ入力された2つの入力信号
は選択器19により時分割で選択され1つの出力
信号となり出力端子23に出力される。前記2つ
の入力信号のいずれが選択器19より出力される
かは選択制御信号発生回路20からの制御信号に
より決定される。選択制御信号発生回路20は、
入力端子10に入力されているレーダ受信信号の
中の受信機雑音レベルよりも大きなレベルの受信
信号に対しては対数CFAR受信回路11の出力信
号を信号選択回路17より出力し、レーダ受信信
号の中の受信機雑音レベルよりも小さなレベルの
受信信号に対しては入力端子10に入力されてい
る信号(対数CFAR処理されていない信号)を信
号選択回路17より出力するような選択制御信号
を発生する。受信機雑音レベルよりも大きな(あ
るいは小さな)レベルの受信信号の検出は次のよ
うな回路動作にて行なわれる。対数CFAR受信回
路11の構成回路の1つである平均値検出器13
により入力受信信号の平均値分(あるいは直流
分)が検出される。この平均値検出器13の出力
信号は選択制御信号発生回路20の入力となり、
比較器22に接続される。比較器22の他方の入
力には基準レベル信号発生器21の出力信号が接
続される。基準レベル信号発生器21は受信機雑
音の平均値分(あるいは直流分)に相等するレベ
ルの基準信号を発生するので、平均値検出器13
の出力信号と基準レベル信号発生器21の出力信
号とを比較器22により比較することにより受信
機雑音レベルよりも大きな(あるいは小さな)レ
ベルの受信信号が検出される。基準レベル信号発
生器21はプリセツト的に基準レベル信号を発生
することも可能であるし、平均値検出器13の出
力信号から受信機雑音の平均値レベルを抽出して
基準レベル信号を発生することも可能である。
The two input signals input to the signal selection circuit 17 are time-divisionally selected by the selector 19 and become one output signal, which is output to the output terminal 23. Which of the two input signals is output from the selector 19 is determined by a control signal from the selection control signal generation circuit 20. The selection control signal generation circuit 20 is
For a received signal whose level is higher than the receiver noise level among the radar received signals inputted to the input terminal 10, the output signal of the logarithmic CFAR receiving circuit 11 is outputted from the signal selection circuit 17, and the radar received signal is Generates a selection control signal such that the signal input to the input terminal 10 (signal that has not been subjected to logarithmic CFAR processing) is output from the signal selection circuit 17 for a received signal whose level is lower than the receiver noise level. do. Detection of a received signal having a level greater (or less) than the receiver noise level is performed by the following circuit operation. Average value detector 13 which is one of the constituent circuits of logarithmic CFAR receiving circuit 11
The average value (or DC component) of the input received signal is detected. The output signal of this average value detector 13 becomes the input of the selection control signal generation circuit 20,
Connected to comparator 22. The output signal of the reference level signal generator 21 is connected to the other input of the comparator 22. Since the reference level signal generator 21 generates a reference signal with a level equivalent to the average value (or DC component) of the receiver noise, the average value detector 13
By comparing the output signal of the reference level signal generator 21 with the output signal of the reference level signal generator 21 by the comparator 22, a received signal having a level higher (or lower) than the receiver noise level is detected. The reference level signal generator 21 can generate a reference level signal in a preset manner, or can generate a reference level signal by extracting the average level of receiver noise from the output signal of the average value detector 13. is also possible.

尚、以上の実施例から明らかなように、対数
CFAR回路11に入力されるレーダ信号はMTI出
力に限定されず、他の信号処理によつて固定クラ
ツタが抑圧された信号であれば本考案を同様に適
用できる。また選択制御信号発生回路20におけ
る比較回路22への平均値信号は、対数CFAR回
路の対数増幅器12の出力についてのものを例示
したが、上記固定クラツタが抑圧されたレーダ信
号の平均値を用いても良いことは明白である。こ
の場合には基準レベル信号発生器21から出力さ
れる基準レベルは、それに応じて予め定めておけ
ば良い。
Furthermore, as is clear from the above examples, the logarithm
The radar signal input to the CFAR circuit 11 is not limited to the MTI output, and the present invention can be similarly applied to any signal whose fixed clutter has been suppressed by other signal processing. Further, the average value signal to the comparison circuit 22 in the selection control signal generation circuit 20 is the one for the output of the logarithmic amplifier 12 of the logarithmic CFAR circuit, but the average value signal of the radar signal in which fixed clutter has been suppressed is used. It is obvious that it is also good. In this case, the reference level output from the reference level signal generator 21 may be determined in advance accordingly.

このような回路動作により受信機雑音レベルよ
りも小さなレベルの受信信号(主として固定クラ
ツタの消え残り信号)は受信機雑音レベルよりも
小さなレベルのままで出力端子23に出力される
という利点が得られる。
This circuit operation provides the advantage that the received signal (mainly the residual signal of fixed clutter) that is lower than the receiver noise level is outputted to the output terminal 23 at a level lower than the receiver noise level. .

本考案は以上説明したように、レーダ受信信号
を対数CFAR処理する対数CFAR受信回路と入力
レーダ受信信号と対数CFAR受信回路の出力信号
とを時分割選択し出力する信号選択回路と信号選
択を制御する制御信号を発生する選択制御信号発
生回路とで対数CFAR受信装置を構成することに
より、受信機雑音レベルより大きなレベルにある
クラツタ信号を受信機雑音レベル近くにまで抑圧
して出力し、受信機雑音レベルより小さなレベル
にあるクラツタ信号を受信機雑音レベルより小さ
なレベルのままで出力するという効果がある。
As explained above, the present invention includes a logarithmic CFAR receiving circuit that performs logarithmic CFAR processing on a radar received signal, a signal selection circuit that time-divisionally selects and outputs an input radar received signal and an output signal of the logarithmic CFAR receiving circuit, and a signal selection circuit that controls signal selection. By configuring a logarithmic CFAR receiver with a selection control signal generation circuit that generates a control signal to suppress the clutter signal, the clutter signal, which is at a level higher than the receiver noise level, is suppressed to near the receiver noise level and output. This has the effect of outputting the clutter signal, which is at a level lower than the noise level, at a level lower than the receiver noise level.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の受信装置の各部の信号波形図、
第2図は従来の受信装置の具体例を示すブロツク
図、第3図は対数増幅器の対数特性を示す特性図
第4図は本考案の一実施例として示したレーダ受
信装置のブロツク図である。 1……入力信号、2……MTI受信回路、3…
…出力信号、4,11……対数CFAR受信回路、
5,12……対数増幅器、6,13……平均値検
出器、7,14……信号遅延器、8,15……減
算器、9,16……逆対数増幅器、10……入力
端子、17……信号選択回路、18……信号遅延
器、19……選択器、20……選択制御信号発生
回路、21……基準レベル信号発生器、22……
比較器。
Figure 1 is a signal waveform diagram of each part of a conventional receiving device.
FIG. 2 is a block diagram showing a specific example of a conventional receiving device, and FIG. 3 is a characteristic diagram showing the logarithmic characteristics of a logarithmic amplifier. FIG. 4 is a block diagram of a radar receiving device shown as an embodiment of the present invention. . 1...Input signal, 2...MTI receiving circuit, 3...
...output signal, 4,11...logarithmic CFAR receiver circuit,
5, 12... Logarithmic amplifier, 6, 13... Average value detector, 7, 14... Signal delay device, 8, 15... Subtractor, 9, 16... Anti-logarithmic amplifier, 10... Input terminal, 17...Signal selection circuit, 18...Signal delay device, 19...Selector, 20...Selection control signal generation circuit, 21...Reference level signal generator, 22...
Comparator.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 信号処理により固定クラツタ成分が抑圧された
レーダ信号を受け、この信号に対して対数CFAR
(Constant False Alarm Rate)処理を施す対数
CFAR回路と;前記レーダ信号と前記対数CFAR
回路の出力信号を時分割選択して出力する選択回
路と;探索空間の所定領域からの反射信号につい
て前記信号処理後に得られる信号に係わる平均値
を求め平均値信号を出力する平均値回路と;受信
機雑音レベルに相当する基準レベル信号を出力す
る基準レベル発生回路と;前記平均値信号が前記
基準レベル信号よりも大きいときに前記対数
CFAR回路の出力信号を出力し、小さいときに前
記レーダ信号を出力するように前記選択回路を制
御する制御信号を発生する比較回路とを備えるこ
とを特徴とするレーダ受信装置。
A radar signal whose fixed clutter component has been suppressed through signal processing is received, and logarithmic CFAR is applied to this signal.
(Constant False Alarm Rate) Logarithm to process
CFAR circuit; the radar signal and the logarithmic CFAR;
a selection circuit that time-divisionally selects and outputs the output signal of the circuit; an average value circuit that calculates an average value related to the signal obtained after the signal processing of the reflected signal from a predetermined area of the search space and outputs an average value signal; a reference level generation circuit that outputs a reference level signal corresponding to a receiver noise level;
A radar receiving device comprising: a comparison circuit that outputs an output signal of a CFAR circuit and generates a control signal that controls the selection circuit to output the radar signal when the output signal is small.
JP14424977U 1977-10-26 1977-10-26 Expired JPS6216694Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14424977U JPS6216694Y2 (en) 1977-10-26 1977-10-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14424977U JPS6216694Y2 (en) 1977-10-26 1977-10-26

Publications (2)

Publication Number Publication Date
JPS5470378U JPS5470378U (en) 1979-05-18
JPS6216694Y2 true JPS6216694Y2 (en) 1987-04-27

Family

ID=29122688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14424977U Expired JPS6216694Y2 (en) 1977-10-26 1977-10-26

Country Status (1)

Country Link
JP (1) JPS6216694Y2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5362473B2 (en) * 2009-07-27 2013-12-11 日本無線株式会社 Signal processing device

Also Published As

Publication number Publication date
JPS5470378U (en) 1979-05-18

Similar Documents

Publication Publication Date Title
US4533915A (en) Radar terrain signal suppressor
US4213127A (en) Doubly adaptive CFAR apparatus
US4488154A (en) Radar processor
US4058809A (en) MTI system and method
US4242682A (en) Moving target indication radar
US5465405A (en) Apparatus and method for detecting signals
US4839655A (en) Moving target detector signal processor enabling selected video output with smooth amplitude
JPS6216694Y2 (en)
EP0054982B1 (en) Threshold circuit for radar video data
JPS6349193B2 (en)
JP2801904B2 (en) CA LOG / CFAR equipment
JPH05223919A (en) Signal processor
JPH0125342Y2 (en)
JPH05203733A (en) Radar apparatus
GB2074807A (en) M.T.I. radar processor
US3508263A (en) Apparatus for enhancing the target detection capabilities of compressed-pulse amti radars
JPH05223918A (en) Signal processor
JPH035909Y2 (en)
JPH10186026A (en) Radar equipment
JP2817733B2 (en) Radar equipment
JP3142400B2 (en) Target detection device
JPS62225979A (en) Radar equipment
JPH0458587B2 (en)
JPS647341Y2 (en)
JPH045033Y2 (en)