JPS62142225A - Measuring instrument for flow rate - Google Patents
Measuring instrument for flow rateInfo
- Publication number
- JPS62142225A JPS62142225A JP60283421A JP28342185A JPS62142225A JP S62142225 A JPS62142225 A JP S62142225A JP 60283421 A JP60283421 A JP 60283421A JP 28342185 A JP28342185 A JP 28342185A JP S62142225 A JPS62142225 A JP S62142225A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- capacitor
- flow rate
- resistor
- series circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 35
- 235000014676 Phragmites communis Nutrition 0.000 claims abstract description 22
- 238000003708 edge detection Methods 0.000 claims abstract description 11
- 239000012530 fluid Substances 0.000 claims description 5
- 230000000694 effects Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000035485 pulse pressure Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 235000019504 cigarettes Nutrition 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
Landscapes
- Measuring Volume Flow (AREA)
- Details Of Flowmeters (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明は流体の流量測定装[?tに関し、特に消費電流
が少なく且つ高精度で信頼性の高い流量測定装置に関す
る。[Detailed Description of the Invention] Industrial Application Field The present invention relates to a fluid flow rate measuring device [? In particular, the present invention relates to a flow measuring device with low current consumption, high accuracy, and high reliability.
従来の技術
従来の消費電流の低減を図った流量測定装置としては、
例えば第3図に示すようなものがあった。Conventional technology Conventional flow rate measuring devices designed to reduce current consumption include:
For example, there was one shown in Figure 3.
1はリードスイッチで、流hV測定装置機構部の回転部
に設けられた永久磁石(図示せず)との組合せて所定の
単位計亀体債の流体を計測する毎にオンする。抵抗2と
コンデンサ3は第1の直列回路を構成し、コンデンサ3
にはリードスイッチ1と抵抗4より成る第2の直列回路
が並列に接続されている。そして、抵抗2には消費電流
を少なくするため流ht測測定影響しない程度で抵抗4
よりも十分大きな抵抗値のものが用いられる。9は抵抗
4の両端の′電圧と信号処理回路10からのリセット出
力を入力とするRSラッチで、その出力は信号処理回路
10に入力される。10は信号処理回路でRSラッチ9
の出力を受けて、処理が完了すればリセット出力をRS
ラッチ9に返す。Reference numeral 1 denotes a reed switch, which is turned on every time a predetermined unit meter unit of fluid is measured in combination with a permanent magnet (not shown) provided in the rotating part of the mechanism section of the flow hV measuring device. Resistor 2 and capacitor 3 constitute a first series circuit, and capacitor 3
A second series circuit consisting of a reed switch 1 and a resistor 4 is connected in parallel. In order to reduce the current consumption, the resistor 2 is connected to a resistor 4 to the extent that it does not affect the current measurement.
A resistance value sufficiently larger than that is used. Reference numeral 9 denotes an RS latch which receives the voltage across the resistor 4 and the reset output from the signal processing circuit 10, and its output is input to the signal processing circuit 10. 10 is a signal processing circuit, RS latch 9
When the process is completed, the reset output is sent to RS.
Return to latch 9.
次に、第3図の装置の1力作を第4図の動作タイミング
チャートにより説明する。aはリードスイッチ1のオン
オフ状席を、bはコンデンサ3の両端の”電圧を、Cは
抵抗4の両端の′電圧を、dはRSラッチ9の出力dを
、eは信号処理回路10のリセット出力を示す。時亥j
toでは抵抗2を介してコンデンサ3が充電されている
。時刻t1でリードスイッチ1がオンすると抵抗4とコ
ンデンサ3の放電時定数を抵抗2とコンデンサ3の充電
時定数より小さくしであるからコンデンサ3に充電され
た電荷が抵抗4を通して放電し、RSラッチ9のセット
入力SKばCに示すパルス波形が印加され、RSラッチ
9の出力dはdに示すようにHlからLOに変化する。Next, one masterpiece of the apparatus shown in FIG. 3 will be explained with reference to the operation timing chart shown in FIG. a is the on/off state of the reed switch 1, b is the voltage across the capacitor 3, C is the voltage across the resistor 4, d is the output d of the RS latch 9, and e is the signal processing circuit 10. Indicates reset output.
At to, a capacitor 3 is charged via a resistor 2. When reed switch 1 is turned on at time t1, the discharging time constant of resistor 4 and capacitor 3 is made smaller than the charging time constant of resistor 2 and capacitor 3, so the electric charge charged in capacitor 3 is discharged through resistor 4, and the RS latch is activated. A pulse waveform shown in C is applied to the set input SK of RS latch 9, and the output d of the RS latch 9 changes from Hl to LO as shown in d.
そして信号処理回路10ばこのLo大入力受けると流量
のカウント処理を行い、時刻t2で処理が完了するとe
に示すリセット出力を出力し、RSラッチ9の出力Qは
dに示すようにLoからHiに戻る。さらに、時刻t3
でリードスイッチ1がオフするとコンデンサ3は抵抗2
を介して再び充電されて最初の時刻toの状態に戻る。Then, when the signal processing circuit 10 receives the large Lo input from the cigarette, it performs flow counting processing, and when the processing is completed at time t2, e
The reset output shown in d is output, and the output Q of the RS latch 9 returns from Lo to Hi as shown in d. Furthermore, time t3
When reed switch 1 turns off, capacitor 3 becomes resistor 2
It is charged again via , and returns to the state at the initial time to.
このように、第3図に示す装置では抵抗2の抵抗値を十
分大きく選定することにより回路の消費電流を極力小さ
く抑えることができるという利点を有していた。As described above, the device shown in FIG. 3 has the advantage that the current consumption of the circuit can be kept as low as possible by selecting the resistance value of the resistor 2 to be sufficiently large.
発明が解決しようとする問題点
しかしながら、このような従来の装置ではラッチを用い
ているため、ノイズにより誤カウントする恐れがあった
。例えば、第4図において時刻t4でCの点線で示すよ
うなノイズがあった場合、ラッチが反転して誤カウント
される恐れがあった。Problems to be Solved by the Invention However, since such conventional devices use latches, there is a risk of erroneous counting due to noise. For example, if there is noise as shown by the dotted line C at time t4 in FIG. 4, there is a risk that the latch will be reversed and erroneous counting will occur.
このような誤カウントは、単位時間当りの流量瞬時値を
測定して異常な流量の場合はラインを遮断するようにし
た装置においては遮断動作が早くなるというむしろ安全
側に作用するが、それまでにいくらの体積を消費したか
を測定する積算型の場合においてはこの誤カウントが累
積されていくため、料金計算用の測定器等の場合には重
大な問題となる恐れがあった。Such erroneous counts can be caused by devices that measure the instantaneous value of flow rate per unit time and shut off the line in the event of an abnormal flow rate. In the case of an integrated type that measures how much volume is consumed, this erroneous count accumulates, which could pose a serious problem in the case of a meter for calculating charges.
本発明はこのよつな従来の問題を解消するもので、消費
電流の低減を図りながら、ノイズに強い高精度で信頼性
の高い流量測定装置を提供することを目的とする。The present invention solves these conventional problems, and aims to provide a highly accurate and reliable flow rate measuring device that is resistant to noise while reducing current consumption.
問題点を解決するだめの手段
上記従来の問題点を解決するために本発明の流は測定装
置は抵抗とコンデンサの′fJ1の直列回路と、前記コ
ンデンサと並列に接続した所定の単位計は体積の流体を
計測する毎にオンするリードスイッチと抵抗の第2の直
列回路と、前記第1の直列回路のコンデンサの両端の電
圧を入力とするインパークを前段に着いた立下りエツジ
検出回路と、前記@2の直列回路の抵抗の両端の電圧と
前記立下りエツジ検出回路の出力を入力とするOR回路
と、677記第1の直列回路のコンデンサの両端の電圧
と前記OR回路の出力を入力とする信号処理回路とで構
成したものである。Means for Solving the Problems In order to solve the above-mentioned conventional problems, the current measuring device of the present invention includes a series circuit of a resistor and a capacitor of fJ1, and a predetermined unit meter connected in parallel with the capacitor is a volume meter. a second series circuit of a reed switch and a resistor that is turned on each time the fluid is measured; and a falling edge detection circuit that is preceded by an impark that receives the voltage across the capacitor of the first series circuit. , an OR circuit whose inputs are the voltage across the resistor of the @2 series circuit and the output of the falling edge detection circuit, and the voltage across the capacitor of the first series circuit of 677 and the output of the OR circuit. It is composed of a signal processing circuit as an input.
作 用
本発明は上記の構成によって、リードスイッチがオンし
たときの秋春を第1の直列回路のコンデンサの放電によ
って第2の直列回路の抵抗の両端にパルス′市圧が発生
したときのタイミングで第1の1σ列回路のコンデンサ
の両端の電圧を信号処理回路で監視すると共に、さらに
OR回路によってリードスイッチがオフに戻ったときの
状褥も立下りエツジ検出回路の出力にパルス電圧が発生
したときのタイミングで同じく第1の直列回路のコンデ
ンサの両端の電圧を信号処理回路で監視し、この両者の
状態を検出したときに初めて信号処理回路によって流量
のカウント処理を行うようにしているため、リードスイ
ッチがオンしているときにノイズによるパルス電圧が第
2の直列回路の抵抗の両端に発生してもこれをカウント
処理することはない。したがって、耐ノイズ性が著しく
向上し、料金計算用の積算形の流量測定装置に使用して
も何ら問題はない。また、第1の直列回路の抵抗を十分
大きな抵抗値のものとすることにより回路の消費電流も
極力小さく抑えることができる。Effect: With the above-described configuration, the present invention causes the fall and spring when the reed switch is turned on to occur at the timing when a pulse voltage is generated across the resistor of the second series circuit due to discharge of the capacitor of the first series circuit. The voltage across the capacitor in the first 1σ column circuit was monitored by the signal processing circuit, and when the reed switch was turned off again by the OR circuit, a pulse voltage was generated at the output of the falling edge detection circuit. The signal processing circuit also monitors the voltage across the capacitor in the first series circuit at the same timing, and only when the states of both are detected does the signal processing circuit perform the flow rate counting process. Even if a pulse voltage due to noise is generated across the resistor of the second series circuit while the reed switch is on, this is not counted. Therefore, the noise resistance is significantly improved, and there is no problem when used in an integral type flow rate measuring device for charge calculation. Furthermore, by setting the resistance of the first series circuit to a sufficiently large resistance value, the current consumption of the circuit can be kept as low as possible.
実施例
以下、本発明の−、実施例を第1図および第2図により
説明する。EXAMPLES Hereinafter, examples of the present invention will be explained with reference to FIGS. 1 and 2.
451図において、1はリードスイッチで、流量測定装
置機構部の回転部等に設けられた永久磁石(図示せず)
との組合せで所定の単位材td:体債の流体を計測する
毎にオンする。抵抗2とコンデンサ3は第1の1区列回
路を構成し、コンデンサ3にはリードスイッチ1と抵抗
4より収る第2の直列回路が並列に接続されている。そ
して、抵抗2には消費電流を少なくするため流量測定に
影響しない程度で抵抗4よりも十分大きな抵抗f+fの
ものが用いられる。5けインバータでコンデンサ3の両
端の電圧を反転する。6は立下りエツジ検出回路でイン
バータ5の出力の立下りエツジを検出してパルス電圧を
出力する。7はOR回路で第2の直列回路の抵抗4の両
端の電圧と立下りエツジ検出回路6の出力を入力として
いる。8は信号処理回路でOR回路7の出力と@1の直
列回路のコンデンサ3の両端の゛電圧を入力として流量
のカウント処理を行う。In Figure 451, 1 is a reed switch, which is a permanent magnet (not shown) installed in the rotating part of the flow measuring device mechanism.
In combination with this, it is turned on every time the fluid in the predetermined unit material td:body is measured. The resistor 2 and the capacitor 3 constitute a first one-segment series circuit, and a second series circuit including the reed switch 1 and the resistor 4 is connected in parallel to the capacitor 3. In order to reduce current consumption, a resistor f+f is used as the resistor 2, which is sufficiently larger than the resistor 4 without affecting flow measurement. The voltage across capacitor 3 is inverted using a 5-digit inverter. A falling edge detection circuit 6 detects the falling edge of the output of the inverter 5 and outputs a pulse voltage. 7 is an OR circuit which receives the voltage across the resistor 4 of the second series circuit and the output of the falling edge detection circuit 6 as inputs. Reference numeral 8 denotes a signal processing circuit which receives the output of the OR circuit 7 and the voltage across the capacitor 3 of the series circuit @1 and performs flow rate counting processing.
上記の装置の動作を第2図の動作タイミングチャートで
説明する。aはリードスイッチ10オンオフ状態を、b
はコンデンサ3の両端の電圧を、Cけ抵抗40両端の電
圧を、dはインバータ5の出力を、eは立下りエツジ検
出回路6の出力を、fばOR回路7の出力を示す。時刻
to では抵抗2を介してコンデンサ3が充電されてい
る。時刻t1 でリードスイッチ1がオンすると抵抗
4とコンデンサ3の放電時定数を抵抗2とコンデンサ3
の充電時定数より小さくしであるからコンデンサ3に充
1uさnた重荷が抵抗4を11pシて敬重し、抵抗4の
両端にはCに示すパルス屯圧が発生する。The operation of the above device will be explained with reference to the operation timing chart in FIG. a indicates the on/off state of the reed switch 10, b
represents the voltage across the capacitor 3, C represents the voltage across the resistor 40, d represents the output of the inverter 5, e represents the output of the falling edge detection circuit 6, and f represents the output of the OR circuit 7. At time to, capacitor 3 is being charged via resistor 2. When reed switch 1 is turned on at time t1, the discharge time constant of resistor 4 and capacitor 3 is changed to resistor 2 and capacitor 3.
Since the charging time constant is smaller than the charging time constant of , the load charged in the capacitor 3 is applied to the resistor 4 by 11 p, and a pulse pressure shown as C is generated across the resistor 4.
次に、時刻t2でリードスイッチ1がオフするとコンデ
ンサ3は抵抗2を介して充電されてインバータ5にはb
の電圧が入力され、時刻t3でインバータ5の出力はd
に示すようにHiからLOに変化する。そして、立下り
エツジ検出回路6はこのHiからLoへの立下りエツジ
を検出するとθに示すパルス屯圧を出力するから、結局
OR回路7にはCとeのパルス電圧が入力されてその出
力はfのようになる。信号処理回路8はこのfのパルス
電圧により、時刻t、でパルス電圧を受けたときはbの
コンデンサ3の両端の電圧がLoになっていることでリ
ードスイッチ1がオンであることを確認し、これに引き
続き時刻t3でパルス電圧を受けるとbのコンデンサの
両端の電圧がHiてなっていることでリードスイッチ1
がオフであることを確認し、この両者を確認したとき初
めて流計のカウント処理を行う。したがって、例えば、
第2図の時刻t4でCの点線で示すようなノイズがあっ
てもこnを誤カウントするようなことはない。Next, when the reed switch 1 is turned off at time t2, the capacitor 3 is charged via the resistor 2, and the inverter 5 is charged with b
voltage is input, and at time t3, the output of inverter 5 is d
It changes from Hi to LO as shown in . Then, when the falling edge detection circuit 6 detects this falling edge from Hi to Lo, it outputs the pulse pressure indicated by θ, so the pulse voltages C and e are inputted to the OR circuit 7 and outputted. becomes like f. When the signal processing circuit 8 receives the pulse voltage at time t, the signal processing circuit 8 confirms that the reed switch 1 is on because the voltage across the capacitor 3 at b is Lo. , Subsequently, when a pulse voltage is received at time t3, the voltage across the capacitor b becomes Hi, so the reed switch 1
is off, and only when both are confirmed will the flowmeter count process. Therefore, for example,
Even if there is noise as shown by the dotted line C at time t4 in FIG. 2, n will not be counted incorrectly.
発明の効果
以」二のように本発明の流量測定装置によれば次の効果
が得られる。Effects of the Invention The flow measuring device of the present invention provides the following effects.
(1) リードスイッチがオンしたときの状席とオフ
したときの伏C島の両方を確認して初めて流量のカウン
ト処理をしているため、ノイス゛による誤カウントの恐
れがなく、高精度で信頼性の高い流量の測定が行える。(1) Since the flow rate is counted only after checking both the state when the reed switch is turned on and the flow rate when the reed switch is turned off, there is no risk of miscounting due to noise, and the system is highly accurate and reliable. It is possible to measure flow rates with high accuracy.
(21第1の直列回路の抵抗を十分大きな抵抗値のもの
とすることにより回路の消費電流も眼力小さく抑えるこ
とができる。(21) By setting the resistance of the first series circuit to a sufficiently large resistance value, the current consumption of the circuit can also be kept low.
第1図は本発明の一実旋例を示す流量測定装置の電気回
路図、第2図は同動作説明用のタイミングチャート、第
3図は従来の流量測定装置の電気回路図、第4図は同動
作説明用のタイミングチャートである。
1・・・・・・リードスイッチ、2・・・・・抵抗、3
・・・・コンデンサ、4・・・・抵抗、5・・・・・
インバータ、6・・・立下りエツジ検出回路、7・ O
R回路、8・・・信号処理回路。
代理人の氏名 弁理士 中 尾 敏 男 ほか1名第1
図
乙
第 2 図 ・
t4t、3
第3図
箔4図Fig. 1 is an electric circuit diagram of a flow rate measuring device showing an example of the present invention, Fig. 2 is a timing chart for explaining the same operation, Fig. 3 is an electric circuit diagram of a conventional flow rate measuring device, and Fig. 4 is a timing chart for explaining the same operation. 1...Reed switch, 2...Resistor, 3
... Capacitor, 4 ... Resistor, 5 ...
Inverter, 6... Falling edge detection circuit, 7. O
R circuit, 8...signal processing circuit. Name of agent: Patent attorney Toshio Nakao and 1 other person No. 1
Figure Otsu Figure 2 ・t4t, 3 Figure 3 Foil Figure 4
Claims (1)
と並列に接続した所定の単位計量体積の流体を計測する
毎にオンするリードスイッチと抵抗の第2の直列回路と
、前記第1の直列回路のコンデンサの両端の電圧を入力
とするインバータを前段に置いた立下りエッジ検出回路
と、前記第2の直列回路の抵抗の両端の電圧と前記立下
りエッジ検出回路の出力を入力とするOR回路と、前記
第1の直列回路のコンデンサの両端の電圧と前記OR回
路の出力を入力とする信号処理回路とから成る流量測定
装置。a first series circuit of a resistor and a capacitor; a second series circuit of a reed switch and a resistor connected in parallel with the capacitor and turned on each time a predetermined unit volume of fluid is measured; and the first series circuit. a falling edge detection circuit in which an inverter is placed at the front stage, which inputs the voltage across the capacitor; and an OR circuit, which inputs the voltage across the resistor of the second series circuit and the output of the falling edge detection circuit. and a signal processing circuit whose inputs are the voltage across the capacitor of the first series circuit and the output of the OR circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60283421A JP2643119B2 (en) | 1985-12-17 | 1985-12-17 | Flow measurement device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60283421A JP2643119B2 (en) | 1985-12-17 | 1985-12-17 | Flow measurement device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62142225A true JPS62142225A (en) | 1987-06-25 |
JP2643119B2 JP2643119B2 (en) | 1997-08-20 |
Family
ID=17665313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60283421A Expired - Fee Related JP2643119B2 (en) | 1985-12-17 | 1985-12-17 | Flow measurement device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2643119B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04134811U (en) * | 1991-06-10 | 1992-12-15 | 三洋電機株式会社 | flyback transformer |
JP2009198429A (en) * | 2008-02-25 | 2009-09-03 | Ricoh Elemex Corp | Flow measuring device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3046793B2 (en) | 1997-12-09 | 2000-05-29 | 大阪瓦斯株式会社 | Detector using transmitter |
JP3046794B2 (en) | 1997-12-09 | 2000-05-29 | 大阪瓦斯株式会社 | Detector using transmitter |
JP3046791B2 (en) | 1997-12-09 | 2000-05-29 | 大阪瓦斯株式会社 | Detector using transmitter |
JP3046792B2 (en) | 1997-12-09 | 2000-05-29 | 大阪瓦斯株式会社 | Detector using transmitter |
-
1985
- 1985-12-17 JP JP60283421A patent/JP2643119B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04134811U (en) * | 1991-06-10 | 1992-12-15 | 三洋電機株式会社 | flyback transformer |
JP2009198429A (en) * | 2008-02-25 | 2009-09-03 | Ricoh Elemex Corp | Flow measuring device |
Also Published As
Publication number | Publication date |
---|---|
JP2643119B2 (en) | 1997-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5157699A (en) | Watchdog timer employing plural counters and discriminator for determining normal operating frequency range of input | |
KR20040068971A (en) | High accuracy method for determining the frequency of a pulse input signal over a wide frequency range | |
JPS62142225A (en) | Measuring instrument for flow rate | |
US3936745A (en) | Method of measuring the duration of a discontinuous signal | |
EP0797099B1 (en) | Counter and a revolution stop detection apparatus using the counter | |
KR100232219B1 (en) | Low voltage sensing circuit | |
JPH03140872A (en) | False operation preventing circuit for measuring device | |
JP2001183478A (en) | Microcomputer system and electronic watt-hour meter | |
JPH0351712Y2 (en) | ||
JP3636398B2 (en) | Flow meter with reed switch | |
US2832038A (en) | Relay test instrument | |
JPS61207195A (en) | Motor controller | |
JPS5831525B2 (en) | A-D | |
SU1783456A1 (en) | Radiometer | |
JPH01212368A (en) | Pulse width measuring circuit | |
JPH1055292A (en) | Abnormal state detection circuit of microcomputer | |
SU1291922A1 (en) | Device for noting indication of secondary electronic timepiece | |
JPH0219911B2 (en) | ||
JPH09160809A (en) | Cpu monitor circuit | |
US8095843B2 (en) | Method of acquiring a plurality of logic signals, with confirmation of state validity | |
JPS6113575Y2 (en) | ||
JPH0392777A (en) | Clock evaluator | |
JPS57199057A (en) | Error detecting device | |
JPS5812035A (en) | Detection circuit for clock signal malfunction | |
JPH0325376A (en) | Signal width measuring instrument |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |