[go: up one dir, main page]

JPS5881940U - Mounting structure of semiconductor elements - Google Patents

Mounting structure of semiconductor elements

Info

Publication number
JPS5881940U
JPS5881940U JP1981176562U JP17656281U JPS5881940U JP S5881940 U JPS5881940 U JP S5881940U JP 1981176562 U JP1981176562 U JP 1981176562U JP 17656281 U JP17656281 U JP 17656281U JP S5881940 U JPS5881940 U JP S5881940U
Authority
JP
Japan
Prior art keywords
semiconductor element
mounting structure
circuit board
terminal
semiconductor elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1981176562U
Other languages
Japanese (ja)
Inventor
洋一 山岸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP1981176562U priority Critical patent/JPS5881940U/en
Publication of JPS5881940U publication Critical patent/JPS5881940U/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

図面は、この考案の一実施例を示したもので、第１図は
回路基板にＬＳＩが実装されている状態を示した図、第
２図はスル−ホールを通る断面図である。 １、・・・回路基板、２・・−ＬＳＩチップ、３・・・
ボンディングワイヤー、４・・・第一の電極端子群、４
ａ・・・リード端子、５・二・第二の電極端子群、５ａ
・・・リード端子、６…スルーホール。The drawings show an embodiment of this invention; FIG. 1 is a diagram showing an LSI mounted on a circuit board, and FIG. 2 is a sectional view through a through-hole. 1,...Circuit board, 2...-LSI chip, 3...
Bonding wire, 4... first electrode terminal group, 4
a...Lead terminal, 5, second, second electrode terminal group, 5a
...Lead terminal, 6...Through hole.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 半導体素子が装着された回路基板と、この回路基板に装
着された半導体素子の周部に配設され上記半導体素子の
端子とワイヤボンディングされてなる第一の電極端子群
と、この第一の電極端子群の外周部に配設され上記半導
体素子の端子とワイヤボンデングされてなる第２の端子
電極群と、上記第二の端子電電極群の内周部に形成され
た複数のスルーホールとを具備して成り、上記第一の端
子電極群を上記スルーホールを介して上記半導体素子が
装着されている上記回路基板の側とは反対側へ導通接続
して成る半導体素子の取付構造。A circuit board on which a semiconductor element is mounted; a first electrode terminal group disposed around the semiconductor element mounted on the circuit board and wire-bonded to terminals of the semiconductor element; and the first electrode. a second terminal electrode group disposed on the outer periphery of the terminal group and wire-bonded to the terminals of the semiconductor element; and a plurality of through holes formed in the inner periphery of the second terminal electrode group. A semiconductor element mounting structure comprising: the first terminal electrode group being conductively connected to the side of the circuit board opposite to the side on which the semiconductor element is mounted via the through hole.
JP1981176562U 1981-11-26 1981-11-26 Mounting structure of semiconductor elements Pending JPS5881940U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1981176562U JPS5881940U (en) 1981-11-26 1981-11-26 Mounting structure of semiconductor elements

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981176562U JPS5881940U (en) 1981-11-26 1981-11-26 Mounting structure of semiconductor elements

Publications (1)

Publication Number Publication Date
JPS5881940U true JPS5881940U (en) 1983-06-03

Family

ID=29969654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981176562U Pending JPS5881940U (en) 1981-11-26 1981-11-26 Mounting structure of semiconductor elements

Country Status (1)

Country Link
JP (1) JPS5881940U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62244145A (en) * 1986-04-16 1987-10-24 Nec Corp Semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62244145A (en) * 1986-04-16 1987-10-24 Nec Corp Semiconductor device

Similar Documents

Publication Publication Date Title
JPS5827935U (en) Hybrid integrated circuit device
JPS5881940U (en) Mounting structure of semiconductor elements
JPS63187330U (en)
JPS58109254U (en) Chip carrier for face-down connected chips
JPS596843U (en) semiconductor equipment
JPS58122459U (en) Semiconductor device envelope
JPS5993148U (en) Resin-sealed module
JPS5945929U (en) Semiconductor element mounting structure
JPS588953U (en) semiconductor equipment
JPS6122362U (en) hybrid integrated circuit
JPS592146U (en) Electronic component package
JPS6226050U (en)
JPS5989542U (en) Monolithic integrated circuit enclosure
JPS58158401U (en) Chip parts with lead terminals
JPS59119033U (en) Isolated semiconductor device
JPS6146736U (en) Semiconductor chip mounting structure
JPS60149166U (en) Hybrid integrated circuit device
JPS5989551U (en) Semiconductor integrated circuit device
JPH01135736U (en)
JPS5937747U (en) semiconductor equipment
JPS60103864U (en) circuit board
JPS59143051U (en) integrated circuit device
JPS6081664U (en) integrated circuit package
JPS60133632U (en) Semiconductor element mounting structure
JPS5993127U (en) Chip type solid electrolytic capacitor