JPS5875947A - Response delay correcting device for optical communication - Google Patents
Response delay correcting device for optical communicationInfo
- Publication number
- JPS5875947A JPS5875947A JP56175250A JP17525081A JPS5875947A JP S5875947 A JPS5875947 A JP S5875947A JP 56175250 A JP56175250 A JP 56175250A JP 17525081 A JP17525081 A JP 17525081A JP S5875947 A JPS5875947 A JP S5875947A
- Authority
- JP
- Japan
- Prior art keywords
- trigger
- trigger circuit
- signal
- inverter
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/60—Receivers
- H04B10/66—Non-coherent receivers, e.g. using direct detection
- H04B10/69—Electrical arrangements in the receiver
- H04B10/697—Arrangements for reducing noise and distortion
- H04B10/6973—Arrangements for reducing noise and distortion using noise matching networks
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Manipulation Of Pulses (AREA)
- Dc Digital Transmission (AREA)
- Optical Communication System (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は、光通信に用いられ、応答速度の遅い受光素子
を比較的高い周波数まで使用できるように補正すること
ができる光通信におりる応答遅れ補正装置に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a response delay correction device used in optical communication, which is capable of correcting a light receiving element having a slow response speed so that it can be used up to a relatively high frequency.
光通信はパルスに変調された光波を受光素子により電気
信号に変換し、この電気信号で各種データ、或は映像信
号等を通信することができるものである。この光通信で
通信できる周波数(9L受光素子が変換できる速度にj
ミリ決定され、自ずから限界があった。In optical communication, a light wave modulated into pulses is converted into an electrical signal by a light receiving element, and various data, video signals, etc. can be communicated using this electrical signal. The frequency that can be communicated with this optical communication (the speed that the 9L light receiving element can convert)
The millimeter was decided, and there was a limit naturally.
第1図は従来の構成を示1もので、受光素子1には1〜
リガ回路2が接続され、1−リガ回路2に番、1シュミ
ットトリガ回路3が接続され、このシ]ミツト1〜リガ
回路3の出力が波形整形した受光素子の出力波形どなっ
ている。この従来の構成において、受光素子1に比較的
高い周波数の光パルス波が入力した場合の各部の波形を
第4図により示Jと、トリガ回路2の出力点Aにおりる
波形aは受光素子1の応答遅れにより立下りが完全に0
レベルまで降下しないため、シフミツト]へリガ回路3
の出力点Bにお(プる波形すは反転できず、受光素子1
に入力した光パルス波と同じ周波数のパルス波を出力す
ることができなくなる。このため、信号が入力している
間はハイレベル状態をat持づるという誤動作を生ずる
結果となっていた。FIG. 1 shows a conventional configuration, in which the light receiving element 1 has 1 to
A trigger circuit 2 is connected to the trigger circuit 2, and a Schmitt trigger circuit 3 is connected to the trigger circuit 2, and the outputs of the trigger circuits 1 to 3 are shaped into the output waveform of the light receiving element. In this conventional configuration, waveforms at various parts when a relatively high frequency optical pulse wave is input to the light receiving element 1 are shown in FIG. Due to the response delay of 1, the falling edge is completely 0.
Since it does not fall to the level,
The waveform at output point B (at the output point B) cannot be inverted, and the
It is no longer possible to output a pulse wave with the same frequency as the optical pulse wave input to the . This results in a malfunction in which the high level state is maintained while the signal is being input.
本発明は上)本の欠点に鑑み、受光素子に複数のトリガ
回路を接続し、各トリガ回路の出力を合成することで受
光素子からの信号の立上り、立下り部分を強調し、受光
素子の応答遅れを補正して高い周波数領域まで使用づる
ことができるようにした光通信における応答遅れ補正装
置を提供するものである。In view of the drawbacks of the above, the present invention connects a plurality of trigger circuits to the light receiving element and combines the outputs of each trigger circuit to emphasize the rising and falling parts of the signal from the light receiving element. An object of the present invention is to provide a response delay correction device for optical communications which can be used up to a high frequency range by correcting response delays.
以下、本発明の一実施例を図面により説明づる、。Hereinafter, one embodiment of the present invention will be explained with reference to the drawings.
第2図は本実施例の構成を示づブロック図で、前記トリ
が回路2には並列に他の第2のトリガ回路4が接続して
あり、この第2のトリガ回路4の応動周波数は第1のト
リガ回路2よ、7りも高く設定しである。第3図は第2
図における具体的な電気回路を示すもので、受光素子1
であるフォト1ヘランジスタ10と抵抗11は直列に接
続され、抵抗11の一端は接地されており、フ第1へト
ランジスタ10の二ルクタには正電位が接続しである。FIG. 2 is a block diagram showing the configuration of this embodiment. Another second trigger circuit 4 is connected in parallel to the trigger circuit 2, and the response frequency of this second trigger circuit 4 is The first trigger circuit 2 is set as high as 7. Figure 3 is the second
This shows the specific electric circuit in the figure, where the light receiving element 1
The photo transistor 10 and the resistor 11 are connected in series, one end of the resistor 11 is grounded, and a positive potential is connected to the resistor of the first transistor 10.
フォトトランジスタ10のエミッタには前記第1と第2
のトリガ回路2.4が接続してあり、両1−リガ回路2
゜4はいずれも同一構成で両者はコンデンサ12.1G
、インバータ13.17、抵抗14.18が直列に接続
され、インバータ13.17の両端には抵抗1!i、1
9がぞれぞれ並列に接続されている。この第1と第2の
トリガ回路2.4を構成する各部材の定数はコンデンサ
12が0.2μ「、コンデンサ−16が200p F、
抵抗14が22にΩ、抵抗18が101〈Ω抵抗15.
19がそれぞれ1MOであり、第2のトリガ回路4は第
1のトリガ回路2に比べて高い周波数を通過さU易い特
性となっている。抵抗14.’ 18が1−リガ回路2
,4の出力端を構成し、この両抵抗14.18にはイン
バータ20が接続され、インバータ20には抵抗21が
並列に接続され、このインバータ20の出力側には抵抗
22が接続されている。抵抗22は前記シュミツト1〜
リガ回路3に接続され、このシュミツト1リガ回路3は
インバータ23.24と抵抗25より成り、インバータ
23.24は直列に接続され、このインバータ23の入
力側とインバータ24の出力側に抵抗25が並列に接続
されている。このインバータ24の出力が波形整形され
た出力となる。The emitter of the phototransistor 10 has the first and second
Trigger circuits 2 and 4 are connected, and both 1 and 2 trigger circuits are connected.
゜4 both have the same configuration and both have a capacitor of 12.1G
, an inverter 13.17, and a resistor 14.18 are connected in series, and a resistor 1! is connected across the inverter 13.17. i, 1
9 are connected in parallel. The constants of each member constituting the first and second trigger circuits 2.4 are 0.2 μF for capacitor 12, 200 pF for capacitor 16,
The resistor 14 is 22Ω, the resistor 18 is 101Ω, and the resistor 15.
19 are each 1 MO, and the second trigger circuit 4 has a characteristic that it is easier to pass a higher frequency than the first trigger circuit 2. Resistance 14. '18 is 1-Riga circuit 2
, 4, an inverter 20 is connected to both resistors 14 and 18, a resistor 21 is connected in parallel to the inverter 20, and a resistor 22 is connected to the output side of the inverter 20. . The resistor 22 is the Schmidt 1~
The Schmitts 1 trigger circuit 3 consists of an inverter 23, 24 and a resistor 25. The inverters 23, 24 are connected in series, and the resistor 25 is connected to the input side of the inverter 23 and the output side of the inverter 24. connected in parallel. The output of this inverter 24 is a waveform-shaped output.
次に、本実施例の作用を説明する。Next, the operation of this embodiment will be explained.
フA1〜トランジスタ10に光パルス波が入ツノすると
フA1〜トランジスタ10はパルスに応じてAン。When an optical pulse wave enters F A1 to transistor 10, F A1 to transistor 10 turn A in response to the pulse.
オンし、抵抗11の端子電圧を変化させ、トリガ回路2
.4に入力さぼる。トリガ回路2 、4 T゛は入力信
号の立上り、立下りをそれぞれ検出して出力するが、コ
ンデンサ12.16はそれぞれ容量が異なるので、第1
の]へリガ回路2では比較的低い周波数の信号を通過さ
せてインバータ13で増幅し、第2のトリガ回路4では
比較的高い周波数の信号を通過さけてインバータ17で
増幅している。両トリガ回路2,4の出力は合成されて
インバータ20で増幅され、抵抗22を介してシ:Lミ
ツトトリガ回路3に入力され、シュミツ1〜トリガ回路
3では入力信号の波形整形を行い、フォトトランジスタ
10に入力した光パルス波とほぼ同一のパルス信号を出
力することになる。turns on, changes the terminal voltage of resistor 11, and trigger circuit 2
.. Skip inputting to 4. The trigger circuits 2 and 4 T detect and output the rising and falling edges of the input signal, respectively, but since the capacitors 12 and 16 have different capacities, the first
In the trigger circuit 2, relatively low frequency signals are passed through and amplified by the inverter 13, and in the second trigger circuit 4, relatively high frequency signals are amplified by the inverter 17 while being passed through. The outputs of both trigger circuits 2 and 4 are combined, amplified by an inverter 20, and input to the Schmitt trigger circuit 3 via a resistor 22. The Schmitt 1 to trigger circuits 3 shape the waveform of the input signal, and output the phototransistor. A pulse signal that is almost the same as the optical pulse wave input to 10 is output.
ここで、第2のトリガ回路4の出力点Cにおける波形を
01インバータ20の出力点りにおCする波形をd1シ
:Iミツ1〜トリガ回路3の出力点Eにおける波形をe
として各波形を第5図により示すと、トリガ回路4の出
力波形Cは入力信号の立上り、立下りで鋭く変化してお
り、この第2のトリガ回5−
路4の出力と第1の]〜リガ回路2の出力を合成したD
点の波形dではフォトトランジスタ10に入力した信号
に近い波形となり、シュミツ1−トリガ回路3はこの波
形を波形整形して波形eで示J様な正確なパルス波を出
力することができる。Here, the waveform at the output point C of the second trigger circuit 4 is changed to the output point of the inverter 20 by d1, and the waveform at the output point E of the trigger circuit 3 is e.
When each waveform is shown in FIG. 5, the output waveform C of the trigger circuit 4 changes sharply at the rising and falling edges of the input signal, and the output of the second trigger circuit 5 and the first] ~D that combines the outputs of Riga circuit 2
The waveform d at point is close to the signal input to the phototransistor 10, and the Schmidts 1-trigger circuit 3 can shape this waveform and output an accurate pulse wave as shown in waveform e.
本発明は上述の様に構成したので、複数の1−リガ回路
で受光素子からの信号波形の立」ニリ、立下りを強調す
ることにより、応答速痕の遅い受光素子の遅れを補正し
て見かけ上応答速度を高めることができ、高い周波数領
域まで使用することかできる。Since the present invention is configured as described above, by emphasizing the rising edge and falling edge of the signal waveform from the light receiving element using a plurality of 1-trigger circuits, the delay of the light receiving element having a slow response speed can be corrected. The apparent response speed can be increased and it can be used up to a high frequency range.
第1図は従来の光通信の構成を示すブ[1ツク図、第2
図は本発明の一実施例の構成を示Jブロック図、第3図
は同上の具体的な電気回路図、第4図は従来の構成にお
ける各部の波形を示す波形図、第5図は本実施例にお(
プる各部の波形を示ず波形図である。
1・・・受光素子、2.4・・・トリガ回路、3・・・
シ:Lミツトトリガ回路。
6−Figure 1 is a block diagram showing the configuration of conventional optical communication.
The figure is a block diagram showing the configuration of an embodiment of the present invention, FIG. 3 is a specific electric circuit diagram of the same as above, FIG. 4 is a waveform diagram showing waveforms of various parts in the conventional configuration, and FIG. In the example (
FIG. 1... Light receiving element, 2.4... Trigger circuit, 3...
C: L mitsu trigger circuit. 6-
Claims (1)
続された複数の1−リガ回路と、各トリガ回路の出力信
号を入力づるシコミッ(・トリガ回路とから成り、各ト
リガ回路の応答速度を比較的高いものと比較的遅いもの
とに設定し、各1〜リガ回路の出力を合成した信号にJ
:リシュミッ1−1−リガ回路を駆動させることを特徴
とする光通信にお【プる応答遅れ補正回路。[Claims] Consisting of a light-receiving element that converts an optical signal into an electrical signal, a plurality of 1-trigger circuits connected to the light-receiving element, and a trigger circuit that inputs the output signal of each trigger circuit, The response speed of each trigger circuit is set to be relatively high or relatively slow, and the signal that synthesizes the outputs of each trigger circuit is
:Response delay correction circuit for optical communication, characterized by driving a Rishmi 1-1-Riga circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56175250A JPS5875947A (en) | 1981-10-31 | 1981-10-31 | Response delay correcting device for optical communication |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56175250A JPS5875947A (en) | 1981-10-31 | 1981-10-31 | Response delay correcting device for optical communication |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5875947A true JPS5875947A (en) | 1983-05-07 |
Family
ID=15992878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56175250A Pending JPS5875947A (en) | 1981-10-31 | 1981-10-31 | Response delay correcting device for optical communication |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5875947A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104125801A (en) * | 2011-10-03 | 2014-10-29 | 海浪科技有限公司 | Nonlinear imaging with dual band pulse complexes |
-
1981
- 1981-10-31 JP JP56175250A patent/JPS5875947A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104125801A (en) * | 2011-10-03 | 2014-10-29 | 海浪科技有限公司 | Nonlinear imaging with dual band pulse complexes |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60186994A (en) | fire detector | |
JPS6455909A (en) | Ladder type current waveform generating circuit with matched rising and dropping time | |
JPS5875947A (en) | Response delay correcting device for optical communication | |
EP0389874B1 (en) | Phase shift circuit and repeater using the same | |
JPH11220414A (en) | Infrared signal receiver | |
JPS5922436A (en) | variable delay circuit | |
AU4216985A (en) | Apparatus for increasing the dynamic range in an integrating optoelectric receiver | |
JPS6223224A (en) | Dc restoration circuit for digital repeater | |
JPS635297Y2 (en) | ||
JP2834461B2 (en) | Waveform shaping circuit | |
JPH0775336B2 (en) | Optical receiver circuit | |
JPS5820939Y2 (en) | Potential fluctuation detection circuit | |
JPS5933926A (en) | delay circuit | |
SU1280641A1 (en) | Interface for linking digital computer with tape recorder | |
JPH0753309Y2 (en) | Timer IC operating time setting circuit | |
SU1182649A1 (en) | Device for delaying pulses | |
SU1150582A1 (en) | Capacitance converter | |
JPS6139769B2 (en) | ||
JPH0414533B2 (en) | ||
JPH03136515A (en) | Multiplying circuit | |
JPS58116346U (en) | Pulse transmission circuit using photocoupler | |
JPS63122967A (en) | Frequency-voltage converter | |
JPS626367B2 (en) | ||
JPH0449739A (en) | Optical receiver | |
JPS59100615A (en) | Waveform shaping circuit |