[go: up one dir, main page]

JPS5797161A - Transmission mode control system - Google Patents

Transmission mode control system

Info

Publication number
JPS5797161A
JPS5797161A JP55173030A JP17303080A JPS5797161A JP S5797161 A JPS5797161 A JP S5797161A JP 55173030 A JP55173030 A JP 55173030A JP 17303080 A JP17303080 A JP 17303080A JP S5797161 A JPS5797161 A JP S5797161A
Authority
JP
Japan
Prior art keywords
control part
data
request
value
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55173030A
Other languages
Japanese (ja)
Inventor
Hiroo Arai
Yoshihiko Murakami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55173030A priority Critical patent/JPS5797161A/en
Publication of JPS5797161A publication Critical patent/JPS5797161A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)

Abstract

PURPOSE:To raise the processing efficiency, by allowing a control device to send out the number of data not exceeding a prescribed value to a processing device, making it wait for the end of processing of the center side in case said number has exceeded the prescribed value, and restarting to receive a request and to send out a data. CONSTITUTION:A receiving control part 3 counts up a reversible counter whenever a request data is received from each terminal equipment. In case a counting value of the reversible counter 5 is less than a set value of a register 8, a request data D1 is sent out to a processing device 11 through a transmission control part 6. When said counting value reaches the set value, it is inhibited to receive the request data of the receiving control part 3. Accordingly, a control device 10 stops receiving a request from each terminal equipment. When a processed data D2 from the processing device 11 is received by a receiving control part 9, one pulse P2 is generated, the reversible counter 5 is subtracted by ''1'', the counting value of the counter becomes less than the set value, the waiting state of the receiving control part 3 is released, and the request data can be received.
JP55173030A 1980-12-08 1980-12-08 Transmission mode control system Pending JPS5797161A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55173030A JPS5797161A (en) 1980-12-08 1980-12-08 Transmission mode control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55173030A JPS5797161A (en) 1980-12-08 1980-12-08 Transmission mode control system

Publications (1)

Publication Number Publication Date
JPS5797161A true JPS5797161A (en) 1982-06-16

Family

ID=15952896

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55173030A Pending JPS5797161A (en) 1980-12-08 1980-12-08 Transmission mode control system

Country Status (1)

Country Link
JP (1) JPS5797161A (en)

Similar Documents

Publication Publication Date Title
JPS5621229A (en) Information collection system
JPS5758453A (en) Regulating system
JPS5797161A (en) Transmission mode control system
JPS5533281A (en) Data transfer system
ZA825214B (en) Precipitating uranium oxide from alkaline solutions
JPS55147851A (en) Communication controlling system
JPS55129823A (en) Information processing system
JPS5513516A (en) Communication control unit
JPS6426964A (en) Memory writing device for code data
JPS5591018A (en) Communication control system
JPS54142759A (en) Elevator operation controlling method
JPS5515565A (en) Data collection system
JPS6423643A (en) Communication system
JPS5663629A (en) Buffer control device
JPS57131148A (en) Storage type data transfer system
JPS57206949A (en) Data processing device
JPS54143035A (en) Queue overflow processing system
JPS5599641A (en) Control system for printer
JPS54101631A (en) Bus control system
JPS5714944A (en) Input/output sysytem
JPS55131846A (en) Communication processor
JPS57136241A (en) Data transfer system
JPS5710833A (en) Communication controlling system
JPS6457352A (en) Memory controller
JPS57155637A (en) Terminal starting system