JPS57206949A - Data processing device - Google Patents
Data processing deviceInfo
- Publication number
- JPS57206949A JPS57206949A JP9180681A JP9180681A JPS57206949A JP S57206949 A JPS57206949 A JP S57206949A JP 9180681 A JP9180681 A JP 9180681A JP 9180681 A JP9180681 A JP 9180681A JP S57206949 A JPS57206949 A JP S57206949A
- Authority
- JP
- Japan
- Prior art keywords
- data
- processing unit
- data processing
- main memory
- transferred
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To reduce the number of times of data transfer between a data processing device and a main memory by transferring the same data to other data processing units connected to a common bus simultaneously when the data is transferred from an aimed data processing unit to the main memory. CONSTITUTION:Data bus using request (DRQ) discriminating circuit 10 in a memory control unit 2 discriminates whether data bus is used (A) only between data processing units 4-6 and a main memory 3 or (B) between the data processing unit and the main memory 3 and between other data processing units on the basis of the previously set up information outputted from the processing unit 1. Data can be transferred by the two formats (A) and (B) and, in case of the format (B), the same data are transferred to other processing units simultaneously with the data transfer from an aimed processing unit to the main memory 3. When data processing unit processes a data by using the processed result of another processing unit, the number of times of data transfer is reduced and transfer efficiency is improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9180681A JPS57206949A (en) | 1981-06-15 | 1981-06-15 | Data processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9180681A JPS57206949A (en) | 1981-06-15 | 1981-06-15 | Data processing device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57206949A true JPS57206949A (en) | 1982-12-18 |
Family
ID=14036861
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9180681A Pending JPS57206949A (en) | 1981-06-15 | 1981-06-15 | Data processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57206949A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03129450A (en) * | 1989-07-21 | 1991-06-03 | Matsushita Electric Ind Co Ltd | Method and device for data transfer |
-
1981
- 1981-06-15 JP JP9180681A patent/JPS57206949A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03129450A (en) * | 1989-07-21 | 1991-06-03 | Matsushita Electric Ind Co Ltd | Method and device for data transfer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57117027A (en) | Signal sending and receiving circuit | |
EP0049159A3 (en) | Bus interface in communication controller | |
JPS5717049A (en) | Direct memory access controlling circuit and data processing system | |
EP0083002A3 (en) | Interrupt system for peripheral controller | |
JPS55153024A (en) | Bus control system | |
JPS56110125A (en) | Data processing device | |
JPS57206949A (en) | Data processing device | |
JPS5523561A (en) | Micro computer system | |
JPS5725053A (en) | Memory device | |
JPS56118133A (en) | Direct memory access circuit | |
JPS5676827A (en) | Data transfer control system | |
EP0335502A3 (en) | Microcontroller and associated method | |
JPS57137917A (en) | Error information transfer system | |
JPS6415853A (en) | Memory access processing system | |
JPS55105724A (en) | Connection control unit for data processing system | |
JPS57139833A (en) | Interruption controlling circuit | |
JPS54137940A (en) | Multi-data processor | |
JPS57153341A (en) | Microprogram processing system | |
JPS55108068A (en) | Memory control system | |
JPS5676826A (en) | Data transfer control system | |
JPS6410377A (en) | Inter-module communication system | |
JPS57114966A (en) | Computer system | |
JPS55135925A (en) | Information transfer device | |
JPS5622157A (en) | Process system multiplexing system | |
JPS5643850A (en) | Intermultiplexer communication control system |