JPS5794998A - Nonvolatile semiconductor memory - Google Patents
Nonvolatile semiconductor memoryInfo
- Publication number
- JPS5794998A JPS5794998A JP17052680A JP17052680A JPS5794998A JP S5794998 A JPS5794998 A JP S5794998A JP 17052680 A JP17052680 A JP 17052680A JP 17052680 A JP17052680 A JP 17052680A JP S5794998 A JPS5794998 A JP S5794998A
- Authority
- JP
- Japan
- Prior art keywords
- row
- stand
- high voltage
- input
- writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Hardware Redundancy (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE:To rewrite part of the contents of a memory cell array easily in a short time by providing a stand-by decoder composed of a nonvolatile semiconductor memory element wherein address data is writable. CONSTITUTION:Address data inputs A0-Ai and an input R/P1' are held at a level 0, inputs A0'-Ai' and an input R'/P1 are set to a high voltage, and a program pulse Vp having the high voltage is applied to a power terminal 16. Then, a transistor (TR) TE turns off and a TRTE' turns on to apply the high voltage to TRs T'0-T'i, and an address of A0-Ai=0 is assigned to a row line R'1. For this purpose, A0-Ai=0, A0'-Ai'=1(Vc); and R/P1'=1 and R'/P1 =0 to set a readout state. Then, the decoding output of a stand-by row decoder 11 goes to the level 1 and the row lines R'1 is selected, thereby newly writing input data supplied to a memory cell on the row line R'1 separately by applying a writing voltage to the writing circuit of a stand-by row buffer circuit 13.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170526A JPS6051200B2 (en) | 1980-12-03 | 1980-12-03 | UV-erasable nonvolatile semiconductor memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170526A JPS6051200B2 (en) | 1980-12-03 | 1980-12-03 | UV-erasable nonvolatile semiconductor memory |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59036719A Division JPS59185099A (en) | 1984-02-28 | 1984-02-28 | Nonvolatile semiconductor memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5794998A true JPS5794998A (en) | 1982-06-12 |
JPS6051200B2 JPS6051200B2 (en) | 1985-11-12 |
Family
ID=15906564
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55170526A Expired JPS6051200B2 (en) | 1980-12-03 | 1980-12-03 | UV-erasable nonvolatile semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6051200B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59217293A (en) * | 1983-05-25 | 1984-12-07 | Nec Corp | Semiconductor integrated circuit |
JPS61120400A (en) * | 1984-11-14 | 1986-06-07 | Fujitsu Ltd | Semiconductor memory |
JPS6433800A (en) * | 1987-07-29 | 1989-02-03 | Toshiba Corp | Semiconductor memory |
-
1980
- 1980-12-03 JP JP55170526A patent/JPS6051200B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59217293A (en) * | 1983-05-25 | 1984-12-07 | Nec Corp | Semiconductor integrated circuit |
JPH0120520B2 (en) * | 1983-05-25 | 1989-04-17 | Nippon Electric Co | |
JPS61120400A (en) * | 1984-11-14 | 1986-06-07 | Fujitsu Ltd | Semiconductor memory |
JPS6433800A (en) * | 1987-07-29 | 1989-02-03 | Toshiba Corp | Semiconductor memory |
JPH0568800B2 (en) * | 1987-07-29 | 1993-09-29 | Toshiba Kk |
Also Published As
Publication number | Publication date |
---|---|
JPS6051200B2 (en) | 1985-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS648593A (en) | Semiconductor storage device | |
KR890007298A (en) | Nonvolatile memory | |
EP0389202A3 (en) | Dynamic random access memory having improved word line control | |
KR890007297A (en) | Method and circuit for programming memory cells | |
JPS56134390A (en) | Rom element | |
KR970017665A (en) | Nonvolatile Semiconductor Memory Device with Variable Write and Erase Time Periods | |
US4628488A (en) | Semiconductor memory device with a refresh mechanism | |
JPS5538624A (en) | Nonvolatile semiconductor memory device | |
EP0368310B1 (en) | Nonvolatile memory device capable of outputting correct read data at proper time | |
JPS56156988A (en) | Refresh system for nonvolatile memory | |
JPS5769584A (en) | Non-volatile semiconductor memory | |
JPS5794998A (en) | Nonvolatile semiconductor memory | |
JPS5562588A (en) | Semiconductor memory circuit | |
EP0741389A3 (en) | Reading a non-volatile memory array | |
KR930020430A (en) | Nonvolatile Semiconductor Memory | |
JPS6118836B2 (en) | ||
US6141254A (en) | Method for programming an EPROM-flash type memory | |
JPS55101185A (en) | Semiconductor memory device | |
JPS56114199A (en) | Nonvolatile semiconductor memory device | |
KR960025785A (en) | Data read disturbance prevention circuit of nonvolatile memory device | |
JPS57208686A (en) | Semiconductor storage device | |
JPS57130291A (en) | Semiconductor nonvolatile read-only storage device | |
JPS5798191A (en) | Semiconductor storage device | |
KR900002318A (en) | Nonvolatile Semiconductor Memory | |
KR970029864A (en) | Snap Programming Preconditioning Process for Nonvolatile Memory Devices |