[go: up one dir, main page]

JPS5779652A - Resin-sealed semiconductor device - Google Patents

Resin-sealed semiconductor device

Info

Publication number
JPS5779652A
JPS5779652A JP15534180A JP15534180A JPS5779652A JP S5779652 A JPS5779652 A JP S5779652A JP 15534180 A JP15534180 A JP 15534180A JP 15534180 A JP15534180 A JP 15534180A JP S5779652 A JPS5779652 A JP S5779652A
Authority
JP
Japan
Prior art keywords
resin
integrated circuit
semiconductor device
sealed semiconductor
thinnerization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15534180A
Other languages
Japanese (ja)
Inventor
Takashi Taniura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP15534180A priority Critical patent/JPS5779652A/en
Publication of JPS5779652A publication Critical patent/JPS5779652A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To facilitate thinnerization and miniaturization of a package, by connecting an integrated circuit electrode and an external terminal via a through- hole of a printed circuit board. CONSTITUTION:A semiconductor integrated circuit 1 is mounted on a printed circuit board 6. A metal wire 4 and a conductive lead 7 are connected. The conductive lead 7 and an external terminal 9 are connected via a through-hole 8. The integrated circuit 1 is sealed with resin 5. This takes more external terminals. The resin-sealing on one surface enables thinnerization and miniaturization of a package.
JP15534180A 1980-11-05 1980-11-05 Resin-sealed semiconductor device Pending JPS5779652A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15534180A JPS5779652A (en) 1980-11-05 1980-11-05 Resin-sealed semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15534180A JPS5779652A (en) 1980-11-05 1980-11-05 Resin-sealed semiconductor device

Publications (1)

Publication Number Publication Date
JPS5779652A true JPS5779652A (en) 1982-05-18

Family

ID=15603767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15534180A Pending JPS5779652A (en) 1980-11-05 1980-11-05 Resin-sealed semiconductor device

Country Status (1)

Country Link
JP (1) JPS5779652A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61145893A (en) * 1984-12-20 1986-07-03 松下電器産業株式会社 Substrate for electronic component carrier
JPH0222886A (en) * 1988-07-11 1990-01-25 Nec Corp Hybrid integrated circuit
JPH02205055A (en) * 1989-02-02 1990-08-14 Nec Kyushu Ltd Resin-sealed semiconductor device
US5079673A (en) * 1989-04-06 1992-01-07 Mitsubishi Denki Kabushiki Kaisha Ic card module
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
JPH0878472A (en) * 1994-09-05 1996-03-22 Hitachi Cable Ltd Semiconductor device substrate and semiconductor device
US5592025A (en) * 1992-08-06 1997-01-07 Motorola, Inc. Pad array semiconductor device
US5736789A (en) * 1994-07-26 1998-04-07 Sgs-Thomson Microelectronics S.A. Ball grid array casing for integrated circuits
US5786639A (en) * 1997-01-09 1998-07-28 Mitsubishi Denki Kabushiki Kaisha Wiring member and lead frame having the same
US5841192A (en) * 1994-07-21 1998-11-24 Sgs-Thomson Microelectronics S.A. Injection molded ball grid array casing
US7531894B2 (en) 1994-12-29 2009-05-12 Tessera, Inc. Method of electrically connecting a microelectronic component
US9716075B2 (en) 2010-12-21 2017-07-25 Tessera, Inc. Semiconductor chip assembly and method for making same

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61145893A (en) * 1984-12-20 1986-07-03 松下電器産業株式会社 Substrate for electronic component carrier
JPH0222886A (en) * 1988-07-11 1990-01-25 Nec Corp Hybrid integrated circuit
JPH02205055A (en) * 1989-02-02 1990-08-14 Nec Kyushu Ltd Resin-sealed semiconductor device
US5079673A (en) * 1989-04-06 1992-01-07 Mitsubishi Denki Kabushiki Kaisha Ic card module
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
US5592025A (en) * 1992-08-06 1997-01-07 Motorola, Inc. Pad array semiconductor device
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
US5841192A (en) * 1994-07-21 1998-11-24 Sgs-Thomson Microelectronics S.A. Injection molded ball grid array casing
US5736789A (en) * 1994-07-26 1998-04-07 Sgs-Thomson Microelectronics S.A. Ball grid array casing for integrated circuits
EP0694965B1 (en) * 1994-07-26 1999-06-02 STMicroelectronics S.A. BGA package for integrated circuits and method for manufacturing
JPH0878472A (en) * 1994-09-05 1996-03-22 Hitachi Cable Ltd Semiconductor device substrate and semiconductor device
US7531894B2 (en) 1994-12-29 2009-05-12 Tessera, Inc. Method of electrically connecting a microelectronic component
US5786639A (en) * 1997-01-09 1998-07-28 Mitsubishi Denki Kabushiki Kaisha Wiring member and lead frame having the same
DE19734794B4 (en) * 1997-01-09 2004-09-23 Mitsubishi Denki K.K. A lead frame with a plurality of wiring parts for use in a semiconductor device
US9716075B2 (en) 2010-12-21 2017-07-25 Tessera, Inc. Semiconductor chip assembly and method for making same

Similar Documents

Publication Publication Date Title
JPS55111151A (en) Integrated circuit device
KR970013236A (en) Chip Scale Package with Metal Circuit Board
ES8503196A1 (en) Integrated circuit module and method of making same.
JPS5779652A (en) Resin-sealed semiconductor device
JPS5591849A (en) Module for microwave device
JPS5553446A (en) Container of electronic component
JPS54144872A (en) Electronic circuit device
JPS5721847A (en) Semiconductor device
JPS54133878A (en) Semiconductor device
JPS57104235A (en) Semiconductor device
JPS5521154A (en) Ceramic package
JPS5277587A (en) Wiring of integrated circuit outside chip
JPS6464347A (en) Semiconductor integrated circuit
JPS57130443A (en) Substrate for hybrid integrated circuit
ES295772U (en) Flat package for integrated circuit memory chips.
JPS6434133A (en) Input protective circuit
JPS6464298A (en) Hybrid integrated circuit
JPH03104141A (en) semiconductor equipment
JPS57154863A (en) Manufacture of resin sealing type electronic parts
JPS57104247A (en) Terminal block with resistor
JPS57113261A (en) Semiconductor device
JPS5743450A (en) Manufacture of hybrid integrated circuit
JPS5789276A (en) Photo chip element
JPS5561045A (en) Packaging device for semiconductor integrated circuit
JPS5642362A (en) Package for integrated circuit